<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC1769: Data valid flag is not set for bulk transfers in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1769-Data-valid-flag-is-not-set-for-bulk-transfers/m-p/522967#M5603</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by sturzi on Tue Apr 07 00:45:29 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I was hoping someone could help me with this issue. While stress testing the mass storage class on an LPC1769 we found an issue for which we don't have an explanation.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Every now and then (in the order of about 15 minutes) when processing the received data the DV (data valid) bit in the USBRxPlen register is not set (PKT_LNGTH and PKT_RDY however are set as expected). In the user manual it states that for non-isochronous transfers no interrupt is generated if the data isn't valid, therefore it is a bit of a mystery why this happens. It only says that an invalid packet can be generated with a bus reset, but since no bus reset happens this can't be the issue.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;If anyone has more information regarding this issue I'd be very interested to hear it.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 16:43:12 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T16:43:12Z</dc:date>
    <item>
      <title>LPC1769: Data valid flag is not set for bulk transfers</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1769-Data-valid-flag-is-not-set-for-bulk-transfers/m-p/522967#M5603</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by sturzi on Tue Apr 07 00:45:29 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I was hoping someone could help me with this issue. While stress testing the mass storage class on an LPC1769 we found an issue for which we don't have an explanation.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Every now and then (in the order of about 15 minutes) when processing the received data the DV (data valid) bit in the USBRxPlen register is not set (PKT_LNGTH and PKT_RDY however are set as expected). In the user manual it states that for non-isochronous transfers no interrupt is generated if the data isn't valid, therefore it is a bit of a mystery why this happens. It only says that an invalid packet can be generated with a bus reset, but since no bus reset happens this can't be the issue.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;If anyone has more information regarding this issue I'd be very interested to hear it.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:43:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1769-Data-valid-flag-is-not-set-for-bulk-transfers/m-p/522967#M5603</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:43:12Z</dc:date>
    </item>
  </channel>
</rss>

