<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC5536 ISP pin state in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1824398#M55599</link>
    <description>&lt;P&gt;Hello, my name is Pavel, and I will be supporting your case, I reviewed the schematic and the RM, and I seems the LPC55s36 has a misspelling part about the ISP, but the other LPC's seems good.&amp;nbsp;&lt;/P&gt;
&lt;LI-SPOILER&gt;LPC55s28 / LPC55s69&lt;BR /&gt;The P0_5 means the signals go into that pin, logical IDLE 1.&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_0-1709927439741.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267330i3135B2854D356F4C/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_0-1709927439741.png" alt="Pavel_Hernandez_0-1709927439741.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_4-1709927511742.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267335i8A7222757FBE80AB/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_4-1709927511742.png" alt="Pavel_Hernandez_4-1709927511742.png" /&gt;&lt;/span&gt;&lt;BR /&gt;&lt;BR /&gt;LPC55s36&lt;BR /&gt;&lt;BR /&gt;There is something wrong about the RM.&lt;BR /&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_2-1709927492696.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267333iEB0F3901BBE3D8B9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_2-1709927492696.png" alt="Pavel_Hernandez_2-1709927492696.png" /&gt;&lt;/span&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_3-1709927499115.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267334i830AA89729BF4B90/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_3-1709927499115.png" alt="Pavel_Hernandez_3-1709927499115.png" /&gt;&lt;/span&gt;&lt;/LI-SPOILER&gt;
&lt;P&gt;Thanks for tell us about this misspelled I will do a report.&lt;/P&gt;
&lt;P&gt;Let me know if you have more doubts.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Pavel&lt;/P&gt;</description>
    <pubDate>Fri, 08 Mar 2024 20:10:30 GMT</pubDate>
    <dc:creator>Pavel_Hernandez</dc:creator>
    <dc:date>2024-03-08T20:10:30Z</dc:date>
    <item>
      <title>LPC5536 ISP pin state</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1823279#M55588</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;The function of the ISP0 pin of the LPC5536 and LPC5528-LPC5569 are inverted according to manuals.&lt;/P&gt;&lt;P&gt;The LPC5528 and 69 ISP0 pin must be high to boot from internal flash.&lt;BR /&gt;The LPC5536 ISP0 pin must be low to boot from internal flash.&lt;BR /&gt;&lt;BR /&gt;Can someone confirm that this is correct ?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Kees&lt;/P&gt;</description>
      <pubDate>Thu, 07 Mar 2024 10:54:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1823279#M55588</guid>
      <dc:creator>KeesWe</dc:creator>
      <dc:date>2024-03-07T10:54:04Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5536 ISP pin state</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1824398#M55599</link>
      <description>&lt;P&gt;Hello, my name is Pavel, and I will be supporting your case, I reviewed the schematic and the RM, and I seems the LPC55s36 has a misspelling part about the ISP, but the other LPC's seems good.&amp;nbsp;&lt;/P&gt;
&lt;LI-SPOILER&gt;LPC55s28 / LPC55s69&lt;BR /&gt;The P0_5 means the signals go into that pin, logical IDLE 1.&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_0-1709927439741.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267330i3135B2854D356F4C/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_0-1709927439741.png" alt="Pavel_Hernandez_0-1709927439741.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_4-1709927511742.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267335i8A7222757FBE80AB/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_4-1709927511742.png" alt="Pavel_Hernandez_4-1709927511742.png" /&gt;&lt;/span&gt;&lt;BR /&gt;&lt;BR /&gt;LPC55s36&lt;BR /&gt;&lt;BR /&gt;There is something wrong about the RM.&lt;BR /&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_2-1709927492696.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267333iEB0F3901BBE3D8B9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_2-1709927492696.png" alt="Pavel_Hernandez_2-1709927492696.png" /&gt;&lt;/span&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_3-1709927499115.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/267334i830AA89729BF4B90/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_3-1709927499115.png" alt="Pavel_Hernandez_3-1709927499115.png" /&gt;&lt;/span&gt;&lt;/LI-SPOILER&gt;
&lt;P&gt;Thanks for tell us about this misspelled I will do a report.&lt;/P&gt;
&lt;P&gt;Let me know if you have more doubts.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Pavel&lt;/P&gt;</description>
      <pubDate>Fri, 08 Mar 2024 20:10:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1824398#M55599</guid>
      <dc:creator>Pavel_Hernandez</dc:creator>
      <dc:date>2024-03-08T20:10:30Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5536 ISP pin state</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1825293#M55613</link>
      <description>&lt;P&gt;Hi Pavel,&lt;/P&gt;&lt;P&gt;Thank you for your answer.&lt;/P&gt;&lt;P&gt;So I will use the same table as used for the LPC5528 and others for the ISP0 signal.&lt;/P&gt;&lt;P&gt;Regards, Kees&lt;/P&gt;</description>
      <pubDate>Mon, 11 Mar 2024 15:10:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5536-ISP-pin-state/m-p/1825293#M55613</guid>
      <dc:creator>KeesWe</dc:creator>
      <dc:date>2024-03-11T15:10:28Z</dc:date>
    </item>
  </channel>
</rss>

