<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC55S28 VBAT_DCDC ramp vs VDD in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28-VBAT-DCDC-ramp-vs-VDD/m-p/1752994#M54647</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I have a few questions regarding the LPC55S28 controllers and the VBAT_DCDC ramp rate vs the timing with the VDD power on sequence. I see in the errata (and latest datasheet) that there needs to be a ramp rate of 2.6ms or greater for VBAT_DCDC.&lt;/P&gt;&lt;P&gt;1. Does the VDD need to also exhibit this timing upon power up?&lt;/P&gt;&lt;P&gt;2. Can the VBAT_DCDC voltage come on later than the VDD power?&lt;/P&gt;&lt;P&gt;3. For the VBAT_DCDC, does this need to be a true ramp, or can it just have a time delay, then have a faster rising on point?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="riversandrobots_0-1699298463485.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/248669i990328DC58B226E5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="riversandrobots_0-1699298463485.png" alt="riversandrobots_0-1699298463485.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 06 Nov 2023 19:23:50 GMT</pubDate>
    <dc:creator>riversandrobots</dc:creator>
    <dc:date>2023-11-06T19:23:50Z</dc:date>
    <item>
      <title>LPC55S28 VBAT_DCDC ramp vs VDD</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28-VBAT-DCDC-ramp-vs-VDD/m-p/1752994#M54647</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I have a few questions regarding the LPC55S28 controllers and the VBAT_DCDC ramp rate vs the timing with the VDD power on sequence. I see in the errata (and latest datasheet) that there needs to be a ramp rate of 2.6ms or greater for VBAT_DCDC.&lt;/P&gt;&lt;P&gt;1. Does the VDD need to also exhibit this timing upon power up?&lt;/P&gt;&lt;P&gt;2. Can the VBAT_DCDC voltage come on later than the VDD power?&lt;/P&gt;&lt;P&gt;3. For the VBAT_DCDC, does this need to be a true ramp, or can it just have a time delay, then have a faster rising on point?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="riversandrobots_0-1699298463485.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/248669i990328DC58B226E5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="riversandrobots_0-1699298463485.png" alt="riversandrobots_0-1699298463485.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 06 Nov 2023 19:23:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28-VBAT-DCDC-ramp-vs-VDD/m-p/1752994#M54647</guid>
      <dc:creator>riversandrobots</dc:creator>
      <dc:date>2023-11-06T19:23:50Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S28 VBAT_DCDC ramp vs VDD</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28-VBAT-DCDC-ramp-vs-VDD/m-p/1753162#M54649</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;1.Does the VDD need to also exhibit this timing upon power up?&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;The VDD power supply just provides power for the I/O cell, there is not requirement to the VDD timing during power-up.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;2. Can the VBAT_DCDC voltage come on later than the VDD power?&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;&amp;gt;Generally, you can connect the VBAT_DCDC and VDD and VDDA together, if you power VDD separately, I suppose that the VBAT_DCDC voltage should be early than VDD.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;3. For the VBAT_DCDC, does this need to be a true ramp, or can it just have a time delay, then have a faster rising on point?&lt;/P&gt;
&lt;P&gt;&amp;gt;&amp;gt;&amp;gt;&amp;gt;&amp;gt;The VBAT_DCDC requires a true ramp based on ambient temperature&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 07 Nov 2023 02:52:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28-VBAT-DCDC-ramp-vs-VDD/m-p/1753162#M54649</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2023-11-07T02:52:59Z</dc:date>
    </item>
  </channel>
</rss>

