<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC55S28JEV98Y reboot (reset requested by ARM CPU) during ESD test in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1727710#M54178</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Regarding the system reset during the ESD test, I suppose that the system reset can not been generated automatically, the system reset code must have been executed somewhere.&lt;/P&gt;
&lt;P&gt;For example, the ESD triggers a hardfault&amp;nbsp; interrupt, the core executes ISR of exception, the ISR includes the system reset code.&lt;/P&gt;
&lt;P&gt;Pls check all the ISR&lt;/P&gt;
&lt;P&gt;But this is my guess.&lt;/P&gt;
&lt;P&gt;Hope it can provide a clue&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;
&lt;P&gt;__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) &lt;BR /&gt;{&lt;BR /&gt;__DSB(); /* Ensure all outstanding memory accesses included&lt;BR /&gt;buffered write are completed before reset */&lt;BR /&gt;SCB-&amp;gt;AIRCR = (uint32_t)((0x5FAUL &amp;lt;&amp;lt; SCB_AIRCR_VECTKEY_Pos) |&lt;BR /&gt;(SCB-&amp;gt;AIRCR &amp;amp; SCB_AIRCR_PRIGROUP_Msk) |&lt;BR /&gt;SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */&lt;BR /&gt;__DSB(); /* Ensure completion of memory access */&lt;/P&gt;
&lt;P&gt;for(;;) /* wait until reset */&lt;BR /&gt;{&lt;BR /&gt;__NOP();&lt;BR /&gt;}&lt;BR /&gt;}&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
    <pubDate>Fri, 22 Sep 2023 06:42:51 GMT</pubDate>
    <dc:creator>xiangjun_rong</dc:creator>
    <dc:date>2023-09-22T06:42:51Z</dc:date>
    <item>
      <title>LPC55S28JEV98Y reboot (reset requested by ARM CPU) during ESD test</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1727544#M54175</link>
      <description>&lt;P&gt;Hi Everyone:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;I am using&amp;nbsp;LPC55S28JEV98Y microcontroller. The device will reboot during ESD (Air : 8KV ,discharged to GND)&amp;nbsp; test ( test with customer image). Check the register shows the reset requested by ARM CPU (shows in attached filed). But, test with FTM firmware, it is no reboot issue (Air : 15KV , discharged to GND). Does anyone know what the reason will cause ARM CPU requested reset. Is any MCU firmware setting different between FTM firmware and Customer image will cause the ARM CPU requested reset during ESD test?&amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 22 Sep 2023 02:03:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1727544#M54175</guid>
      <dc:creator>LarryJWLai</dc:creator>
      <dc:date>2023-09-22T02:03:33Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S28JEV98Y reboot (reset requested by ARM CPU) during ESD test</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1727710#M54178</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Regarding the system reset during the ESD test, I suppose that the system reset can not been generated automatically, the system reset code must have been executed somewhere.&lt;/P&gt;
&lt;P&gt;For example, the ESD triggers a hardfault&amp;nbsp; interrupt, the core executes ISR of exception, the ISR includes the system reset code.&lt;/P&gt;
&lt;P&gt;Pls check all the ISR&lt;/P&gt;
&lt;P&gt;But this is my guess.&lt;/P&gt;
&lt;P&gt;Hope it can provide a clue&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;
&lt;P&gt;__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) &lt;BR /&gt;{&lt;BR /&gt;__DSB(); /* Ensure all outstanding memory accesses included&lt;BR /&gt;buffered write are completed before reset */&lt;BR /&gt;SCB-&amp;gt;AIRCR = (uint32_t)((0x5FAUL &amp;lt;&amp;lt; SCB_AIRCR_VECTKEY_Pos) |&lt;BR /&gt;(SCB-&amp;gt;AIRCR &amp;amp; SCB_AIRCR_PRIGROUP_Msk) |&lt;BR /&gt;SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */&lt;BR /&gt;__DSB(); /* Ensure completion of memory access */&lt;/P&gt;
&lt;P&gt;for(;;) /* wait until reset */&lt;BR /&gt;{&lt;BR /&gt;__NOP();&lt;BR /&gt;}&lt;BR /&gt;}&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Fri, 22 Sep 2023 06:42:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1727710#M54178</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2023-09-22T06:42:51Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S28JEV98Y reboot (reset requested by ARM CPU) during ESD test</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1728395#M54190</link>
      <description>&lt;P&gt;Hi, Thanks for your reply. We will to try it. Thanks.&lt;/P&gt;</description>
      <pubDate>Mon, 25 Sep 2023 01:01:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S28JEV98Y-reboot-reset-requested-by-ARM-CPU-during-ESD-test/m-p/1728395#M54190</guid>
      <dc:creator>LarryJWLai</dc:creator>
      <dc:date>2023-09-25T01:01:43Z</dc:date>
    </item>
  </channel>
</rss>

