<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックBursting from SSP</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Bursting-from-SSP/m-p/522768#M5404</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tvink on Fri Feb 27 08:11:47 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am reading UM10430 and trying to figure out how DMA burst would work from a SSP peripheral.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Table 250 indicates that there is a BREQ signal from the SSP0 and SSP1 peripherals.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;But when I go to the SSP section of the document there is no DMA info except for table 903 which &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;describes the two DMA enable bits.&amp;nbsp; There must be more to it than that!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;So how does DMA bursting from the SSP work?&amp;nbsp; I want to receive 8 frames when my SPI external device&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;makes an IRQ.&amp;nbsp; Do I have to make a soft burst request in the ISR for the device?&amp;nbsp; But then what is the BREQ signal for? and how does it get activated?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Confused...&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tony&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 16:42:01 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T16:42:01Z</dc:date>
    <item>
      <title>Bursting from SSP</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Bursting-from-SSP/m-p/522768#M5404</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tvink on Fri Feb 27 08:11:47 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am reading UM10430 and trying to figure out how DMA burst would work from a SSP peripheral.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Table 250 indicates that there is a BREQ signal from the SSP0 and SSP1 peripherals.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;But when I go to the SSP section of the document there is no DMA info except for table 903 which &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;describes the two DMA enable bits.&amp;nbsp; There must be more to it than that!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;So how does DMA bursting from the SSP work?&amp;nbsp; I want to receive 8 frames when my SPI external device&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;makes an IRQ.&amp;nbsp; Do I have to make a soft burst request in the ISR for the device?&amp;nbsp; But then what is the BREQ signal for? and how does it get activated?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Confused...&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tony&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:42:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Bursting-from-SSP/m-p/522768#M5404</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:42:01Z</dc:date>
    </item>
  </channel>
</rss>

