<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: PWM CONFIGURATION IN LPC 804</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1673213#M53135</link>
    <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/27788"&gt;@Alice_Yang&lt;/a&gt;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The pwm pulse is not generated, please update me if there are any changes in the configuration below&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;int main()&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;&lt;DIV&gt;* 1 */ SYSCON-&amp;gt;SYSAHBCLKCTRL0 |=&amp;nbsp; 1 &amp;lt;&amp;lt; 25 ;// Enables clock for CTIMER0.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 2 */ SYSCON-&amp;gt;PRESETCTRL0 |= 1 &amp;lt;&amp;lt; 25; //&amp;nbsp; CTIMER reset control // Clear the CTIMER reset.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 3 */ // Pins: Select timer pins through switch matrix.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 4 */&amp;nbsp; &amp;nbsp; //&amp;nbsp; SWM0-&amp;gt;PINASSIGN_DATA[4] | ;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; SYSCON-&amp;gt;SYSAHBCLKCTRL0 |= 1&amp;lt;&amp;lt;7; //Enables clock for switch matrix&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;SWM0-&amp;gt;PINASSIGN.PINASSIGN4 = 0X18;// P0_24 PIN SELECTED&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;SYSCON-&amp;gt;SYSAHBCLKCTRL0 |= 0&amp;lt;&amp;lt;7; //DISABLE clock for switch matrix&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 5 */&amp;nbsp; CTIMER-&amp;gt;TCR |= 1 &amp;lt;&amp;lt; 1;/*Enabled. The Timer Counter and the Prescale Counter are synchronously reset on the&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;next positive edge of the APB bus clock. The counters remain reset until TCR[1] is&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;returned to zero*/&lt;/DIV&gt;&lt;DIV&gt;CTIMER-&amp;gt;PR = 0xFFFFFFFFU;&lt;/DIV&gt;&lt;DIV&gt;/* 6 */ CTIMER-&amp;gt;MCR |= 1 &amp;lt;&amp;lt; 0 | 1 &amp;lt;&amp;lt; 1; // Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; // Reset on MR0: the TC will be reset if MR0 matches it. 0 = disabled. 1 = enabled&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 7 */ CTIMER-&amp;gt;MR[0] =100;//Timer counter match value&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 8 */ CTIMER-&amp;gt;MSR[0]=100; //Timer counter match shadow value&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;//&amp;nbsp; START COUNT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 9 */ CTIMER-&amp;gt;PWMC |= 0&amp;lt;&amp;lt;1;//PWM. PWM mode is enabled for CTIMER_MAT0.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 10 */ CTIMER-&amp;gt;TCR |= 1&amp;lt;&amp;lt;0 | 1&amp;lt;&amp;lt;1;// Enabled. The Timer Counter and Prescale Counter are enabled.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; //Enabled. The Timer Counter and the Prescale Counter are synchronously reset on the&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;//next positive edge of the APB bus clock. The counters remain reset until TCR[1] is&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;//returned to zero&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;// while(1)&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;// {&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; /* 7 */ CTIMER-&amp;gt;MR[1] =50;//Timer counter match value&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; /* 8 */ CTIMER-&amp;gt;MSR[1]=50; //Timer counter match shadow value&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;// }&lt;/DIV&gt;&lt;DIV&gt;}&lt;/DIV&gt;</description>
    <pubDate>Wed, 21 Jun 2023 04:15:37 GMT</pubDate>
    <dc:creator>Arularasan</dc:creator>
    <dc:date>2023-06-21T04:15:37Z</dc:date>
    <item>
      <title>PWM CONFIGURATION IN LPC 804</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1672914#M53123</link>
      <description>&lt;P&gt;HI I am trying to generate pwm in P0_24&amp;nbsp; in LPC804 Microcontroler.&amp;nbsp;&lt;/P&gt;&lt;P&gt;If there are any changes in my configuration, update me&amp;nbsp;&lt;/P&gt;&lt;P&gt;int main()&lt;/P&gt;&lt;P&gt;{&lt;/P&gt;&lt;P&gt;&amp;nbsp;SYSCON-&amp;gt;PRESETCTRL0 |= 1 &amp;lt;&amp;lt; 25;&lt;/P&gt;&lt;P&gt;SYSCON-&amp;gt;SYSAHBCLKCTRL0 |= 1&amp;lt;&amp;lt;7;&lt;/P&gt;&lt;P&gt;SWM0-&amp;gt;PINASSIGN.PINASSIGN4 = 0X18;&amp;nbsp; // P0_24 PIN SELECTED&lt;/P&gt;&lt;P&gt;SYSCON-&amp;gt;SYSAHBCLKCTRL0 |= 0&amp;lt;&amp;lt;7;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;TCR |= 1 &amp;lt;&amp;lt; 1;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;PR = 0x00U;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;MCR |= 1 &amp;lt;&amp;lt; 0 | 1 &amp;lt;&amp;lt; 1;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;MR[0] =100;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;MSR[0]=100;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;PWMC |= 0&amp;lt;&amp;lt;1;&lt;/P&gt;&lt;P&gt;CTIMER-&amp;gt;TCR |= 1&amp;lt;&amp;lt;0 | 1&amp;lt;&amp;lt;1;&lt;/P&gt;&lt;P&gt;while(1)&lt;BR /&gt;{&lt;BR /&gt;CTIMER-&amp;gt;MR[1] =50;&lt;BR /&gt;CTIMER-&amp;gt;MSR[1]=50;&amp;nbsp;&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;</description>
      <pubDate>Tue, 20 Jun 2023 17:05:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1672914#M53123</guid>
      <dc:creator>Arularasan</dc:creator>
      <dc:date>2023-06-20T17:05:00Z</dc:date>
    </item>
    <item>
      <title>Re: PWM CONFIGURATION IN LPC 804</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1673145#M53131</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/211801"&gt;@Arularasan&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;What about the issue&amp;nbsp; with your project?&lt;/P&gt;
&lt;P&gt;About PWM, strongly recommend you the PWM demo under SDK.&lt;/P&gt;
&lt;P&gt;Download SDK from:&amp;nbsp;&amp;nbsp;&lt;A href="https://mcuxpresso.nxp.com/en/select" target="_blank"&gt;https://mcuxpresso.nxp.com/en/select&lt;/A&gt;&amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jun 2023 02:35:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1673145#M53131</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2023-06-21T02:35:26Z</dc:date>
    </item>
    <item>
      <title>Re: PWM CONFIGURATION IN LPC 804</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1673213#M53135</link>
      <description>&lt;P&gt;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/27788"&gt;@Alice_Yang&lt;/a&gt;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;The pwm pulse is not generated, please update me if there are any changes in the configuration below&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;int main()&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;&lt;DIV&gt;* 1 */ SYSCON-&amp;gt;SYSAHBCLKCTRL0 |=&amp;nbsp; 1 &amp;lt;&amp;lt; 25 ;// Enables clock for CTIMER0.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 2 */ SYSCON-&amp;gt;PRESETCTRL0 |= 1 &amp;lt;&amp;lt; 25; //&amp;nbsp; CTIMER reset control // Clear the CTIMER reset.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 3 */ // Pins: Select timer pins through switch matrix.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 4 */&amp;nbsp; &amp;nbsp; //&amp;nbsp; SWM0-&amp;gt;PINASSIGN_DATA[4] | ;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; SYSCON-&amp;gt;SYSAHBCLKCTRL0 |= 1&amp;lt;&amp;lt;7; //Enables clock for switch matrix&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;SWM0-&amp;gt;PINASSIGN.PINASSIGN4 = 0X18;// P0_24 PIN SELECTED&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;SYSCON-&amp;gt;SYSAHBCLKCTRL0 |= 0&amp;lt;&amp;lt;7; //DISABLE clock for switch matrix&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 5 */&amp;nbsp; CTIMER-&amp;gt;TCR |= 1 &amp;lt;&amp;lt; 1;/*Enabled. The Timer Counter and the Prescale Counter are synchronously reset on the&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;next positive edge of the APB bus clock. The counters remain reset until TCR[1] is&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;returned to zero*/&lt;/DIV&gt;&lt;DIV&gt;CTIMER-&amp;gt;PR = 0xFFFFFFFFU;&lt;/DIV&gt;&lt;DIV&gt;/* 6 */ CTIMER-&amp;gt;MCR |= 1 &amp;lt;&amp;lt; 0 | 1 &amp;lt;&amp;lt; 1; // Interrupt on MR0: an interrupt is generated when MR0 matches the value in the TC&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; // Reset on MR0: the TC will be reset if MR0 matches it. 0 = disabled. 1 = enabled&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 7 */ CTIMER-&amp;gt;MR[0] =100;//Timer counter match value&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 8 */ CTIMER-&amp;gt;MSR[0]=100; //Timer counter match shadow value&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;//&amp;nbsp; START COUNT&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 9 */ CTIMER-&amp;gt;PWMC |= 0&amp;lt;&amp;lt;1;//PWM. PWM mode is enabled for CTIMER_MAT0.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;/* 10 */ CTIMER-&amp;gt;TCR |= 1&amp;lt;&amp;lt;0 | 1&amp;lt;&amp;lt;1;// Enabled. The Timer Counter and Prescale Counter are enabled.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; //Enabled. The Timer Counter and the Prescale Counter are synchronously reset on the&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;//next positive edge of the APB bus clock. The counters remain reset until TCR[1] is&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;//returned to zero&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;// while(1)&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;// {&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; /* 7 */ CTIMER-&amp;gt;MR[1] =50;//Timer counter match value&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;&amp;nbsp; /* 8 */ CTIMER-&amp;gt;MSR[1]=50; //Timer counter match shadow value&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;// }&lt;/DIV&gt;&lt;DIV&gt;}&lt;/DIV&gt;</description>
      <pubDate>Wed, 21 Jun 2023 04:15:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1673213#M53135</guid>
      <dc:creator>Arularasan</dc:creator>
      <dc:date>2023-06-21T04:15:37Z</dc:date>
    </item>
    <item>
      <title>Re: PWM CONFIGURATION IN LPC 804</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1675463#M53219</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/211801"&gt;@Arularasan&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please first confirm the PWM demo under SDK can generate PWM signal on your board, then development based on it,&amp;nbsp;&lt;/P&gt;
&lt;P class="src grammarSection" data-group="1-1"&gt;that can speeds up your development.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;</description>
      <pubDate>Sun, 25 Jun 2023 10:06:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/PWM-CONFIGURATION-IN-LPC-804/m-p/1675463#M53219</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2023-06-25T10:06:44Z</dc:date>
    </item>
  </channel>
</rss>

