<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Wait for DMA Controller enable in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522625#M5261</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Pacman on Tue Aug 27 13:35:36 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Nothing in the LPC176x's UM10360 either. I'm interested in this too.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;However, if looking at the DMA channels, it indicates that you can wait until a DMA channel is disabled.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Perhaps it was born out from someone looking at that ?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Anyway, since the DMACConfig register can be both read and written, I don't think it would hurt to wait for it to be enabled (well, unless you're running out of space or CPU-time).&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP Expert comments welcome. ;)&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 17:55:58 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T17:55:58Z</dc:date>
    <item>
      <title>Wait for DMA Controller enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522624#M5260</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ezharkov on Fri Aug 23 09:58:33 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;There are the following lines in lpc177x_8x_gpdma.c:&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;LPC_GPDMA-&amp;gt;Config = GPDMA_DMACConfig_E;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;while (!(LPC_GPDMA-&amp;gt;Config &amp;amp; GPDMA_DMACConfig_E));&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;My question is what is the loop for? I cannot find anything in the UM10470 datasheet that calls for a loop.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:55:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522624#M5260</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:55:58Z</dc:date>
    </item>
    <item>
      <title>Re: Wait for DMA Controller enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522625#M5261</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Pacman on Tue Aug 27 13:35:36 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Nothing in the LPC176x's UM10360 either. I'm interested in this too.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;However, if looking at the DMA channels, it indicates that you can wait until a DMA channel is disabled.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Perhaps it was born out from someone looking at that ?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Anyway, since the DMACConfig register can be both read and written, I don't think it would hurt to wait for it to be enabled (well, unless you're running out of space or CPU-time).&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP Expert comments welcome. ;)&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:55:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522625#M5261</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:55:58Z</dc:date>
    </item>
    <item>
      <title>Re: Wait for DMA Controller enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522626#M5262</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Rob65 on Wed Sep 04 03:20:58 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;As far as I can see the hardware does not control the DMACConfig_E bit. This is just something you write to from software to enable or disable the full DMA controller.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Why would this bit not be a 1 after writing it as a one just before the loop - unless there is some unexplained magic. I have not done this before in my own DMA code and never missed it.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Rob&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:55:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Wait-for-DMA-Controller-enable/m-p/522626#M5262</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:55:59Z</dc:date>
    </item>
  </channel>
</rss>

