<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC55S1x VBAT_DCDC rise time requirement in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1569169#M51013</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I'm working on your case, please let me get more details about your question, and when I have more information, I will contact you.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Pavel&lt;/P&gt;</description>
    <pubDate>Tue, 13 Dec 2022 20:57:16 GMT</pubDate>
    <dc:creator>Pavel_Hernandez</dc:creator>
    <dc:date>2022-12-13T20:57:16Z</dc:date>
    <item>
      <title>LPC55S1x VBAT_DCDC rise time requirement</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1566900#M50978</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;According to the LPC55S1x errata sheet, the rise time for the supply of the VBAT_DCDC pin should be at least 2.6 ms to guarantee startup in the worst case temperature. Is there a maximum slew rate for this requirement? For example, a voltage regulator we are considering using has the following startup timing:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="image.png" style="width: 202px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/203639i20408045A4E47A08/image-size/large?v=v2&amp;amp;px=999" role="button" title="image.png" alt="image.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;The total rise time is well over the 2.6ms requirement. However, the jump from 0V to ~1.5V happens in about 0.375ms, which is a slew rate of 4V/ms. Will this cause a problem with the LPC55S1x?&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Thu, 08 Dec 2022 14:13:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1566900#M50978</guid>
      <dc:creator>jackl_intercomp</dc:creator>
      <dc:date>2022-12-08T14:13:29Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S1x VBAT_DCDC rise time requirement</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1569169#M51013</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I'm working on your case, please let me get more details about your question, and when I have more information, I will contact you.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Pavel&lt;/P&gt;</description>
      <pubDate>Tue, 13 Dec 2022 20:57:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1569169#M51013</guid>
      <dc:creator>Pavel_Hernandez</dc:creator>
      <dc:date>2022-12-13T20:57:16Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S1x VBAT_DCDC rise time requirement</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1572019#M51053</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I review your case with my team unfortunately the regulator&amp;nbsp;&lt;SPAN&gt;doesn't follow our datasheet. The ramp-up condition and slope should follow as mentioned below:&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Pavel_Hernandez_0-1671470973157.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/204901i187333632AB6EC82/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Pavel_Hernandez_0-1671470973157.png" alt="Pavel_Hernandez_0-1671470973157.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Pavel&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 19 Dec 2022 17:29:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1572019#M51053</guid>
      <dc:creator>Pavel_Hernandez</dc:creator>
      <dc:date>2022-12-19T17:29:59Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S1x VBAT_DCDC rise time requirement</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1572089#M51054</link>
      <description>&lt;P&gt;Ok, thank you for looking into this. We will take this regulator out of consideration then.&lt;/P&gt;</description>
      <pubDate>Mon, 19 Dec 2022 20:59:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S1x-VBAT-DCDC-rise-time-requirement/m-p/1572089#M51054</guid>
      <dc:creator>jackl_intercomp</dc:creator>
      <dc:date>2022-12-19T20:59:13Z</dc:date>
    </item>
  </channel>
</rss>

