<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Lpc4357 Can in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Lpc4357-Can/m-p/1561395#M50867</link>
    <description>&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;In the user manual of LPC4357,under CAN section .&lt;/P&gt;&lt;P&gt;There is a CAN_CLK register, which specifies the devision of Peripheral clock.&lt;/P&gt;&lt;P&gt;Similar under CAN_BT ther3 are bits for baud rate prescaler.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can some one please explain me are these register same? As the seems to do the same job or do they serve any different purpose&lt;/P&gt;&lt;P&gt;2.For the calculation of Timming parameters of Can do I need to the total of both the devisor?&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 29 Nov 2022 14:42:43 GMT</pubDate>
    <dc:creator>Newton829</dc:creator>
    <dc:date>2022-11-29T14:42:43Z</dc:date>
    <item>
      <title>Lpc4357 Can</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Lpc4357-Can/m-p/1561395#M50867</link>
      <description>&lt;P&gt;Hello All,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;In the user manual of LPC4357,under CAN section .&lt;/P&gt;&lt;P&gt;There is a CAN_CLK register, which specifies the devision of Peripheral clock.&lt;/P&gt;&lt;P&gt;Similar under CAN_BT ther3 are bits for baud rate prescaler.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Can some one please explain me are these register same? As the seems to do the same job or do they serve any different purpose&lt;/P&gt;&lt;P&gt;2.For the calculation of Timming parameters of Can do I need to the total of both the devisor?&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 29 Nov 2022 14:42:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Lpc4357-Can/m-p/1561395#M50867</guid>
      <dc:creator>Newton829</dc:creator>
      <dc:date>2022-11-29T14:42:43Z</dc:date>
    </item>
    <item>
      <title>Re: Lpc4357 Can</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Lpc4357-Can/m-p/1561771#M50879</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;For the CAN bus driving clock of LPC43xx, I suppose that this is the CAN clock divider map for CAN0 module:&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Divider1 &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Divider2&lt;/P&gt;
&lt;P&gt;BASE_APB3_CLK---[DIVVAL bits in CAN_CLK register]---[BRP bits in C_CAN0_BT register]--Tq clock&lt;/P&gt;
&lt;P&gt;For the Divider1:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="xiangjun_rong_1-1669788072266.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/202216iF07658BA07C7FEB8/image-size/medium?v=v2&amp;amp;px=400" role="button" title="xiangjun_rong_1-1669788072266.png" alt="xiangjun_rong_1-1669788072266.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;For the Divider2&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="xiangjun_rong_0-1669787948905.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/202214i9CD2ACCD74D5242B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="xiangjun_rong_0-1669787948905.png" alt="xiangjun_rong_0-1669787948905.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;For the BASE_APB3_CLK source selection, pls refer to&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="xiangjun_rong_2-1669788394599.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/202219i3C89A2348AF37229/image-size/medium?v=v2&amp;amp;px=400" role="button" title="xiangjun_rong_2-1669788394599.png" alt="xiangjun_rong_2-1669788394599.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Wed, 30 Nov 2022 06:07:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Lpc4357-Can/m-p/1561771#M50879</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2022-11-30T06:07:39Z</dc:date>
    </item>
  </channel>
</rss>

