<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC32xx trying to get Standard UART Rx interrupt after single byte</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC32xx-trying-to-get-Standard-UART-Rx-interrupt-after-single/m-p/522315#M4951</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by brothwell on Tue Sep 18 09:32:15 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Am a bit confused by the interrupt behavior of the standard UART (specifically UART 3) on the LPC32xx.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Effectively, I would like to have a large receive FIFO with a &amp;gt; 0 byte interrupt trigger.&amp;nbsp; The documentation implies that a CTI / RDA interrupt is the correct mechanism, but I don't see an obvious way to configure that.&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Can someone clear up my confusion?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks in advance,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Brian&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 16:39:02 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T16:39:02Z</dc:date>
    <item>
      <title>LPC32xx trying to get Standard UART Rx interrupt after single byte</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC32xx-trying-to-get-Standard-UART-Rx-interrupt-after-single/m-p/522315#M4951</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by brothwell on Tue Sep 18 09:32:15 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Am a bit confused by the interrupt behavior of the standard UART (specifically UART 3) on the LPC32xx.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Effectively, I would like to have a large receive FIFO with a &amp;gt; 0 byte interrupt trigger.&amp;nbsp; The documentation implies that a CTI / RDA interrupt is the correct mechanism, but I don't see an obvious way to configure that.&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Can someone clear up my confusion?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks in advance,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Brian&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:39:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC32xx-trying-to-get-Standard-UART-Rx-interrupt-after-single/m-p/522315#M4951</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:39:02Z</dc:date>
    </item>
    <item>
      <title>Re: LPC32xx trying to get Standard UART Rx interrupt after single byte</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC32xx-trying-to-get-Standard-UART-Rx-interrupt-after-single/m-p/522316#M4952</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by brothwell on Fri Sep 21 07:19:24 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Someone reported on another forum that they were getting the behavior I was looking for. Setting FCR register to zero seems to produce the right behavior.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Consider this issue dead.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:39:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC32xx-trying-to-get-Standard-UART-Rx-interrupt-after-single/m-p/522316#M4952</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:39:03Z</dc:date>
    </item>
  </channel>
</rss>

