<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC54018 SPI EOT &amp;amp; EOF USE in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54018-SPI-EOT-amp-EOF-USE/m-p/1432591#M48313</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have config SPI LPC54018 EVK when we use EOT &amp;amp; EOF please Describe me&lt;/P&gt;</description>
    <pubDate>Wed, 23 Mar 2022 12:36:12 GMT</pubDate>
    <dc:creator>Sukumar_M</dc:creator>
    <dc:date>2022-03-23T12:36:12Z</dc:date>
    <item>
      <title>LPC54018 SPI EOT &amp; EOF USE</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54018-SPI-EOT-amp-EOF-USE/m-p/1432591#M48313</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have config SPI LPC54018 EVK when we use EOT &amp;amp; EOF please Describe me&lt;/P&gt;</description>
      <pubDate>Wed, 23 Mar 2022 12:36:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54018-SPI-EOT-amp-EOF-USE/m-p/1432591#M48313</guid>
      <dc:creator>Sukumar_M</dc:creator>
      <dc:date>2022-03-23T12:36:12Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54018 SPI EOT &amp; EOF USE</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54018-SPI-EOT-amp-EOF-USE/m-p/1432989#M48316</link>
      <description>&lt;P&gt;Hi, Sukumar,&lt;/P&gt;
&lt;P&gt;Regarding the EOT and EOF, pls refer to section 27.7.3.2 Frame_delay and 27.7.3.3 Transfer_delay in UM11155.pdf.&lt;/P&gt;
&lt;P&gt;The EOF setting means that SPI master will insert delay between each transmitting data, but the /CS remain LOW between two transfer, the Frame Delay time is defined in SPI Delay register.&lt;/P&gt;
&lt;P&gt;The EOT setting means that SPI master will insert delay between each transmitting data, meanwhile the /CS is driven to HIGH between two transfer, the Transfer Delay time is defined in SPI Delay register. That the /CS is set high means that the transfer is completed.&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 24 Mar 2022 02:28:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54018-SPI-EOT-amp-EOF-USE/m-p/1432989#M48316</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2022-03-24T02:28:09Z</dc:date>
    </item>
  </channel>
</rss>

