<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: noinit RAM section in LPC55S16 in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389485#M47433</link>
    <description>&lt;P&gt;Note: I use the LINK2 USB connection on my dev board, which shows up as COM10.&lt;/P&gt;</description>
    <pubDate>Mon, 20 Dec 2021 10:10:07 GMT</pubDate>
    <dc:creator>janpieterderuit</dc:creator>
    <dc:date>2021-12-20T10:10:07Z</dc:date>
    <item>
      <title>noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1383464#M47319</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;we are trying to create a noinit (NOLOAD) section in RAM of the LPC55S16, so we can have variables in RAM which will survive a SW reset.&lt;/P&gt;&lt;P&gt;But when we are trying to read those variables, data seems to have been overwritten, it does not contain data we would expect.&lt;/P&gt;&lt;P&gt;So I did some searching, and found a related post:&lt;BR /&gt;&lt;A href="https://community.nxp.com/t5/LPC-Microcontrollers/Why-does-noinit-section-get-initialized-after-a-reset-of/m-p/935806#M37298" target="_blank" rel="noopener"&gt;https://community.nxp.com/t5/LPC-Microcontrollers/Why-does-noinit-section-get-initialized-after-a-reset-of/m-p/935806#M37298&lt;/A&gt;&lt;/P&gt;&lt;P&gt;In short: in this LPC (LPC540xx), RAM s overwritten for security reasons.&lt;BR /&gt;Only a small portion atthe last bit of RAM area is left untouched.&lt;/P&gt;&lt;P&gt;Could it be that the LPC55S16 has the same 'feature'?&lt;BR /&gt;I couldn't find any info about it in the documentation.&lt;BR /&gt;If so, can you tell me if and which part of RAM is untouched at reset?&lt;/P&gt;&lt;P&gt;BR,&lt;BR /&gt;Jan Pieter de Ruiter&lt;BR /&gt;Airios&lt;/P&gt;</description>
      <pubDate>Thu, 09 Dec 2021 03:49:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1383464#M47319</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-09T03:49:00Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1383599#M47322</link>
      <description>&lt;P&gt;I did some testing myself, and it seems that at least the last 256 bytes (the size we need) of RAM (RAM2) is not overwritten on reset.&lt;/P&gt;&lt;P&gt;But I would like to have a confirmation that this is correct&lt;/P&gt;</description>
      <pubDate>Wed, 08 Dec 2021 21:39:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1383599#M47322</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-08T21:39:28Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1385306#M47357</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;SPAN&gt;janpieterderuit,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Could you please share a simple project that can reproduce the issue, I will help to confirm.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Alice&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 13 Dec 2021 03:55:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1385306#M47357</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-12-13T03:55:45Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1386732#M47378</link>
      <description>&lt;P&gt;Hi Alice,&lt;/P&gt;&lt;P&gt;Yes, I created a small example project to show what is working and what is nt working as expected.&lt;/P&gt;&lt;P&gt;this is what I did:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;I took the hello world example as basis&lt;/LI&gt;&lt;LI&gt;I splitted the RAM (SRAM) memory, to have a very small section for my noinit at the very end:&lt;UL&gt;&lt;LI&gt;RAM (SRAM):&amp;nbsp;address: 0x20000000, size: 0xFFF8&lt;/LI&gt;&lt;LI&gt;RAM4 (SRAM_NOINIT):&amp;nbsp;address: 0x2000FFF8, size: 0x8&lt;/LI&gt;&lt;/UL&gt;&lt;/LI&gt;&lt;LI&gt;I created a noinit section in this new memory area in the loader file:&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="c"&gt;/* NOINIT section for SRAM_NOINIT */
.noinit_RAM4 (NOLOAD) : ALIGN(4)
{
   PROVIDE(__start_noinit_RAM4 = .) ;
   PROVIDE(__start_noinit_SRAM_NOINIT = .) ;
   *(.noinit.$RAM4)
   *(.noinit.$SRAM_NOINIT)
   *(.noinit.$RAM4.*)
   *(.noinit.$SRAM_NOINIT.*)
   . = ALIGN(4) ;
   PROVIDE(__end_noinit_RAM4 = .) ;
   PROVIDE(__end_noinit_SRAM_NOINIT = .) ;
} &amp;gt; SRAM_NOINIT AT&amp;gt; SRAM_NOINIT
​&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;I created 3 noinit variables, using macro's from&amp;nbsp;cr_section_macros.h:&lt;OL&gt;&lt;LI&gt;This is the preferred variable, added at the very beginning of the normal SRAM memory&lt;/LI&gt;&lt;/OL&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="c"&gt;__NOINIT_DEF uint32_t noinit_var_DEFAULT&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P class="lia-indent-padding-left-60px"&gt;2. This variable is placed in the USB_RAM memory.&lt;BR /&gt;&amp;nbsp; &amp;nbsp; Because we want to use USB in our application, this is not a workable solution for us.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;__NOINIT(USB_RAM) uint32_t noinit_var_USB_RAM;&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P class="lia-indent-padding-left-60px"&gt;3. This one will end up in the new memory area, at very end of the normal SRAM&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="markup"&gt;__NOINIT(SRAM_NOINIT) uint32_t noinit_var_NOINIT;&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;I&amp;nbsp;enabled the USB FS0 Device clock (needed for USB RAM) in clock_config:&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="c"&gt;CLOCK_EnableUsbfs0DeviceClock(kCLOCK_UsbfsSrcFro, CLOCK_GetFroHfFreq());​&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;After the hello world message over UART I show the value of the 3 noinit variables:&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="c"&gt;PRINTF("noinit_var_DEFAULT: 0x%08x\r\n", noinit_var_DEFAULT);
PRINTF("noinit_var_USB_RAM: 0x%08x\r\n", noinit_var_USB_RAM);
PRINTF("noinit_var_NOINIT:  0x%08x\r\n", noinit_var_NOINIT);&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;And then I increase each variable by 1:&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;LI-CODE lang="c"&gt;noinit_var_DEFAULT++;
noinit_var_USB_RAM++;
noinit_var_NOINIT++;​&lt;/LI-CODE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My expected results are:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;At powerup each variable will have 'random' values&lt;/LI&gt;&lt;LI&gt;After a software reset (without a power cycle), each variable will be increased by one&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;But this is the result:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="janpieterderuit_0-1639517972228.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/165200i7D460A2EC4BFF8A9/image-size/medium?v=v2&amp;amp;px=400" role="button" title="janpieterderuit_0-1639517972228.png" alt="janpieterderuit_0-1639517972228.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;The variables in USB_RAM and my new SRAM_NOINIT area are increased by 1 on reset: &lt;FONT color="#339966"&gt;&lt;STRONG&gt;OK&lt;/STRONG&gt;&lt;/FONT&gt;&lt;/LI&gt;&lt;LI&gt;&lt;FONT color="#000000"&gt;The preferred variable&amp;nbsp;noinit_var_DEFAULT stays the same: &lt;STRONG&gt;&lt;FONT color="#FF0000"&gt;NOK&lt;/FONT&gt;&lt;/STRONG&gt;&lt;BR /&gt;Actually also after a power cycle this variable remains the same&lt;/FONT&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;I attached my example project.&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;&lt;FONT color="#000000"&gt;Thanks in advance for your help!&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;BR, Jan Pieter de Ruiter&lt;/P&gt;</description>
      <pubDate>Tue, 14 Dec 2021 21:50:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1386732#M47378</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-14T21:50:48Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1387187#M47390</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;SPAN&gt;Jan Pieter de Ruiter,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Thanks for your sharing, I have reproduced it, I will confirm and give you feedback once have any information .ASAP.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Alice&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 15 Dec 2021 09:21:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1387187#M47390</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-12-15T09:21:06Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1388512#M47408</link>
      <description>&lt;P&gt;Hello Jan Pieter de Ruiter,&lt;/P&gt;
&lt;P&gt;I have just got reply from SE team as below, share it to you:&lt;/P&gt;
&lt;P&gt;"&lt;/P&gt;
&lt;P&gt;Indeed, these modifications to the RAM are caused by the boot ROM initialization. Some regions are just used by it and some others are set to 0xBF30B671. The places used by the boot ROM will depend on the boot process (regular boot or ISP mode).&lt;/P&gt;
&lt;P&gt;We don't share the specific regions used by each use case as it could change a little depending on the ROM version, the best approach would be to make sure user defines a region that the ROM won't use. This information can be verified and confirmed after a reset. "&lt;/P&gt;
&lt;P&gt;Anyway, we'll double check if we have more information from the ROM team that can help customer define such regions.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I will tell you if have more information.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 17 Dec 2021 04:28:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1388512#M47408</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-12-17T04:28:51Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1388585#M47411</link>
      <description>&lt;P&gt;Hi Alice,&lt;/P&gt;&lt;P&gt;Thanks for the confirmation.&lt;/P&gt;&lt;P&gt;So it seems that using the last part of RAM is the only possibility.&lt;/P&gt;&lt;P&gt;And it would be great to get a confirmation about which region is guaranteed to be not overwritten.&lt;/P&gt;&lt;P&gt;BR, Jan Pieter&lt;/P&gt;</description>
      <pubDate>Fri, 17 Dec 2021 06:43:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1388585#M47411</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-17T06:43:52Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389459#M47430</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;The ROM reserved regions can be obtained from the blhost command "get-property 12".&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alice_Yang_0-1639992747971.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/165689i43C19B9D80F83F16/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alice_Yang_0-1639992747971.png" alt="Alice_Yang_0-1639992747971.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 20 Dec 2021 09:32:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389459#M47430</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-12-20T09:32:37Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389482#M47432</link>
      <description>&lt;P&gt;Hi Alice,&lt;/P&gt;&lt;P&gt;thanks for the info.&lt;BR /&gt;So I tried the blhost tool.&lt;/P&gt;&lt;P&gt;I first used the version shipped with MCUXpresso (C:\NXP\MCUXpressoIDE_11.4.1_6260\ide\binaries).&lt;BR /&gt;I wasn't able to connect at first, but as soon as I did a chip erase, I was able to connect to the LPC55S16 on my dev board.&lt;BR /&gt;But I get the&amp;nbsp;following response:&lt;/P&gt;&lt;LI-CODE lang="c"&gt;C:\NXP\MCUXpressoIDE_11.4.1_6260\ide\binaries&amp;gt;blhost -p COM10 get-property 12
Ping responded in 1 attempt(s)
Inject command 'get-property'
Error: read_start_byte() timeout after 5.152 seconds
sendCommandGetResponse.writePacket error 5.
Response status = 10004 (0x2714) No response packet from target device.&lt;/LI-CODE&gt;&lt;P&gt;But I noticed the blhost vresion in MCUXpresso is 2.6.5, while you screenshot shows v2.6.7.&lt;BR /&gt;So I looked blhost up on the NXP site, and found the latest version here:&lt;BR /&gt;&lt;A href="https://www.nxp.com/design/software/development-software/mcuxpresso-software-and-tools-/mcu-bootloader-for-nxp-microcontrollers:MCUBOOT" target="_blank"&gt;https://www.nxp.com/design/software/development-software/mcuxpresso-software-and-tools-/mcu-bootloader-for-nxp-microcontrollers:MCUBOOT&lt;/A&gt;&lt;/P&gt;&lt;P&gt;But I get the same response:&lt;/P&gt;&lt;LI-CODE lang="c"&gt;C:\NXP\blhost_2.6.7\bin\win&amp;gt;blhost -p COM10 get-property 12
Ping responded in 1 attempt(s)
Inject command 'get-property'
Error: read_start_byte() timeout after 5.167 seconds
sendCommandGetResponse.writePacket error 5.
Response status = 10004 (0x2714) No response packet from target device.&lt;/LI-CODE&gt;&lt;P&gt;I also get the same response with other properties (e.g. 1 (The current version of the MCU bootloader))&lt;/P&gt;</description>
      <pubDate>Mon, 20 Dec 2021 10:05:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389482#M47432</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-20T10:05:36Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389485#M47433</link>
      <description>&lt;P&gt;Note: I use the LINK2 USB connection on my dev board, which shows up as COM10.&lt;/P&gt;</description>
      <pubDate>Mon, 20 Dec 2021 10:10:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1389485#M47433</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-20T10:10:07Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1390521#M47448</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;SPAN&gt;janpieterderuit,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Does your chip enter ISP mode?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;If no, please check UM to enter ISP mode, then can use blhost.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Alice&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 22 Dec 2021 05:57:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1390521#M47448</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-12-22T05:57:03Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1390918#M47461</link>
      <description>&lt;P&gt;Yes, it does enter ISP mode:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;As it's fully erased, it will always go to ISP mode with Auto ISP.&lt;BR /&gt;Also when I hold the ISP pin low on power-up, I get the same result&lt;/LI&gt;&lt;LI&gt;blhost reports "Ping responded in 1 attempt(s)", so I suppose that means that initial UART ISP communication (including baudrate determination) is OK.&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;By the way:&lt;BR /&gt;Chapter&amp;nbsp;8.3.4.2 from the user manual (UM11295) says the reserved RAM region for the bootloader is only 0x30000000 -&amp;nbsp;0x30006800 (Fig 18)...&lt;/P&gt;</description>
      <pubDate>Wed, 22 Dec 2021 20:55:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1390918#M47461</guid>
      <dc:creator>janpieterderuit</dc:creator>
      <dc:date>2021-12-22T20:55:34Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1391126#M47469</link>
      <description>&lt;P&gt;Hello janpieterderuit,&lt;/P&gt;
&lt;P&gt;About reserved range , please refer to the result below:&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Alice_Yang_0-1640240201338.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/166045i2A7D7FFF2D8EBD8B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Alice_Yang_0-1640240201338.png" alt="Alice_Yang_0-1640240201338.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;About your board connect with blhost, maybe some hardware or other issue, you can try to use Flash Magic to connect,&lt;/P&gt;
&lt;P&gt;If still can't work, and you can create a new case about this issue, thanks.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;</description>
      <pubDate>Thu, 23 Dec 2021 06:20:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/1391126#M47469</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-12-23T06:20:15Z</dc:date>
    </item>
    <item>
      <title>Re: noinit RAM section in LPC55S16</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/2067391#M57964</link>
      <description>I was also facing the same issue and concluded the same as you. It's unacceptable that nothing has been written about this kind of behaviour.</description>
      <pubDate>Mon, 24 Mar 2025 16:05:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/noinit-RAM-section-in-LPC55S16/m-p/2067391#M57964</guid>
      <dc:creator>fsinit</dc:creator>
      <dc:date>2025-03-24T16:05:22Z</dc:date>
    </item>
  </channel>
</rss>

