<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC55S2x: unable connect to UART ISP after secure boot enabling in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1340447#M46465</link>
    <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/89833"&gt;@diego_charles&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your help! I'm glad to receive a detailed&amp;nbsp;explanation.&lt;/P&gt;&lt;P&gt;I've reverted DFLT/PIN settings to default values (0/0), and everything is working now.&lt;/P&gt;</description>
    <pubDate>Wed, 15 Sep 2021 08:57:24 GMT</pubDate>
    <dc:creator>anton_hrabko</dc:creator>
    <dc:date>2021-09-15T08:57:24Z</dc:date>
    <item>
      <title>LPC55S2x: unable connect to UART ISP after secure boot enabling</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1334892#M46400</link>
      <description>&lt;P&gt;Hi, i'm working with LPC55S26 now and trying to configure secure boot&lt;/P&gt;&lt;P&gt;I tried a configuration:&lt;BR /&gt;&lt;SPAN&gt;PIN/DFLT in CMPA &amp;amp; CFPA: (1/1) -&amp;gt; (1/1) (to enable debug in secure boot)&lt;BR /&gt;DEFAULT_ISP_MODE =&amp;nbsp;Auto ISP&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I use a latest spsdk tool to generate CFPA &amp;amp; CMPA. After uploading with blhost and rebooting it is unable to connect via ISP (with ISP pin enabled). So why is&amp;nbsp;LPC55S26 bricked?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;The only strange thing I've found in this configuration is&amp;nbsp;SOCU_PIN/SOCU_DFLT = FF 20 00 00, instead of required&amp;nbsp;FF 30 00 00&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 03 Sep 2021 14:18:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1334892#M46400</guid>
      <dc:creator>anton_hrabko</dc:creator>
      <dc:date>2021-09-03T14:18:30Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S2x: unable connect to UART ISP after secure boot enabling</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1335673#M46417</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/185874"&gt;@anton_hrabko&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing excellent.&lt;/P&gt;
&lt;P&gt;Could you help me with the following questions?&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;1&amp;nbsp; Did you obtained the yaml files using the spsdk commands?&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;2 Which specific command options did you use to generate the bin files?&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;3&amp;nbsp; Is you purpose to have the MCU with only secure boot security feature&amp;nbsp; (at least during development ? )&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;4.&amp;nbsp;&lt;SPAN&gt;&amp;nbsp;Are you still able to-reprogram the MCU by&amp;nbsp; SWD interface? This to see if we could re-gain access to the ISP by&amp;nbsp; restoring CMPA from the application itself.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;About&amp;nbsp;&lt;SPAN&gt;SOCU_PIN/SOCU_DFLT = FF 20 00 00&lt;/SPAN&gt;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;&amp;nbsp;On my windows 10 machine using&amp;nbsp; your cmpa.yaml file&amp;nbsp; and the below commands:&amp;nbsp;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;&lt;FONT face="courier new,courier"&gt;pfr generate-binary -c cmpa.yaml -o cmpa.bin&lt;/FONT&gt;&amp;nbsp;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;or&amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;&lt;FONT face="courier new,courier"&gt;pfr generate-binary -c cmpa.yaml&amp;nbsp; &lt;STRONG&gt;-i&lt;/STRONG&gt; -o&lt;/FONT&gt; cmpa.bin&amp;nbsp;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;I was able to see&amp;nbsp; what you are mentioning&amp;nbsp; :&amp;nbsp;&amp;nbsp;&lt;SPAN&gt;SOCU_PIN/SOCU_DFLT = FF 20 00 00, instead of required&amp;nbsp;FF 30 00 00 . That means that the Mass Erase bit is not being set as expected from the yaml file . I will check this with my team.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;All the best,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Diego&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 07 Sep 2021 01:12:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1335673#M46417</guid>
      <dc:creator>diego_charles</dc:creator>
      <dc:date>2021-09-07T01:12:35Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S2x: unable connect to UART ISP after secure boot enabling</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1335915#M46422</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/89833"&gt;@diego_charles&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks, i'm fine&lt;/P&gt;&lt;P&gt;1. For generation yaml files:&lt;BR /&gt;spsdk pfr get-cfg-template -d lpc55s2x -r 1b -t cfpa -o cfpa.yaml&lt;BR /&gt;spsdk pfr get-cfg-template -d lpc55s2x -r 1b -t cmpa -o cmpa.yaml&lt;/P&gt;&lt;P&gt;2. For generation bin files:&lt;/P&gt;&lt;P&gt;spsdk pfr generate-binary --user-config cfpa.yaml -o cfpa.bin&lt;BR /&gt;spsdk pfr generate-binary --user-config cmpa.yaml -o cmpa.bin&amp;nbsp;&lt;/P&gt;&lt;P&gt;3. Yes, the main aim is simply enable secure boot for development with ability for debug our code&lt;BR /&gt;4. No, i cannot reprogram device via SWD, because our sample firmware doesn't run with this configuration&lt;/P&gt;&lt;P&gt;The main problem is that ISP is disabled after uploading configuration with mistakes, i suppose that it's impossible, and i'm able to overwrite configuration via ISP (with ISP pin)&lt;/P&gt;</description>
      <pubDate>Tue, 07 Sep 2021 08:09:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1335915#M46422</guid>
      <dc:creator>anton_hrabko</dc:creator>
      <dc:date>2021-09-07T08:09:51Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S2x: unable connect to UART ISP after secure boot enabling</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1339408#M46455</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/185874"&gt;@anton_hrabko&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Thank you for your patience,&amp;nbsp; as I have been checking internal documentation and doing tests on my side.&lt;/P&gt;
&lt;P&gt;Regarding the issue , of having the MCU bricked.&amp;nbsp;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;I think that , that what is causing you problems&amp;nbsp; ifsthe following configuration (1/1) for all of PIN/DFLT bits in the cmpa and cfpa files that you shared me, below an example:&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="diego_charles_0-1631588428984.png" style="width: 736px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155937i032E86250CADCC46/image-dimensions/736x358?v=v2" width="736" height="358" role="button" title="diego_charles_0-1631588428984.png" alt="diego_charles_0-1631588428984.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;Unfortunately, the 1/1 in this file will&amp;nbsp; brick the MCU. The best is to leave the PIN/DFLT as 0/0&amp;nbsp; , as my example in the above image.&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;That should not brick&amp;nbsp; the MCU, and let the debug access enabled.&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;*For further reference on enable secure boot, you may look to the AN12283 , and the elftosb gui .&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Regarding the&amp;nbsp;&amp;nbsp;SOCU_PIN/SOCU_DFLT = FF 20 00 00 instead&amp;nbsp;&amp;nbsp;FF 30 00 00&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;FF 20 00 00&amp;nbsp; is correct.&amp;nbsp; Let me explain.&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;1 First the endianness, I think you are using Little endian (LSB at the left&amp;nbsp; ) to express the value of the PIN/DFLT registers.&amp;nbsp;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;2. The LSB corresponds to NIDEN and the MSB to&amp;nbsp;MCM33_NIDEN. Below the bit position for every PIN/DFLT bit.&lt;/P&gt;
&lt;P class="lia-indent-padding-left-90px"&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="diego_charles_3-1631589012465.png" style="width: 135px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/155939i267146FFF0C62347/image-dimensions/135x325?v=v2" width="135" height="325" role="button" title="diego_charles_3-1631589012465.png" alt="diego_charles_3-1631589012465.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;3. So , if&amp;nbsp; &amp;nbsp;all of the bits above are set to one, we will obtain 0xFF2 ,&amp;nbsp; (or x2FF ) . Bit 8 , which&amp;nbsp; could give us 0xFF3 , is not used. Since ME and FA are shared in the&amp;nbsp; bit 7.&lt;/P&gt;
&lt;P class="lia-indent-padding-left-30px"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope this could help, let me know any other question you may have.&lt;/P&gt;
&lt;P&gt;Thank you for your patience,&lt;/P&gt;
&lt;P&gt;Diego.&lt;/P&gt;</description>
      <pubDate>Tue, 14 Sep 2021 03:14:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1339408#M46455</guid>
      <dc:creator>diego_charles</dc:creator>
      <dc:date>2021-09-14T03:14:43Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S2x: unable connect to UART ISP after secure boot enabling</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1340447#M46465</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/89833"&gt;@diego_charles&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your help! I'm glad to receive a detailed&amp;nbsp;explanation.&lt;/P&gt;&lt;P&gt;I've reverted DFLT/PIN settings to default values (0/0), and everything is working now.&lt;/P&gt;</description>
      <pubDate>Wed, 15 Sep 2021 08:57:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S2x-unable-connect-to-UART-ISP-after-secure-boot-enabling/m-p/1340447#M46465</guid>
      <dc:creator>anton_hrabko</dc:creator>
      <dc:date>2021-09-15T08:57:24Z</dc:date>
    </item>
  </channel>
</rss>

