<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC55xx ADC and DMA FIFO wartermark trigger in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1314691#M45991</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am trying to get the DMA trigger working with the ADC.&lt;/P&gt;&lt;P&gt;The example application does a software trigger to start the DMA transfer. This doesn't have any advantage at all compared to copy the values manually to an array. What I would like to do is automatically start the DMA transfer after the FIFO watermark is reached.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I tried enabling the REQ_ENA21 (ADC0 FIFO 0) in the INPUTMUX register but that doesn't seem to work.&lt;/P&gt;&lt;P&gt;Any help would be greatly appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Kind regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Johan&lt;/P&gt;</description>
    <pubDate>Wed, 28 Jul 2021 17:10:40 GMT</pubDate>
    <dc:creator>johanleroy</dc:creator>
    <dc:date>2021-07-28T17:10:40Z</dc:date>
    <item>
      <title>LPC55xx ADC and DMA FIFO wartermark trigger</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1314691#M45991</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am trying to get the DMA trigger working with the ADC.&lt;/P&gt;&lt;P&gt;The example application does a software trigger to start the DMA transfer. This doesn't have any advantage at all compared to copy the values manually to an array. What I would like to do is automatically start the DMA transfer after the FIFO watermark is reached.&amp;nbsp;&lt;/P&gt;&lt;P&gt;I tried enabling the REQ_ENA21 (ADC0 FIFO 0) in the INPUTMUX register but that doesn't seem to work.&lt;/P&gt;&lt;P&gt;Any help would be greatly appreciated.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Kind regards&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Johan&lt;/P&gt;</description>
      <pubDate>Wed, 28 Jul 2021 17:10:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1314691#M45991</guid>
      <dc:creator>johanleroy</dc:creator>
      <dc:date>2021-07-28T17:10:40Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55xx ADC and DMA FIFO wartermark trigger</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1314947#M45998</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;SPAN&gt;Johan,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;You can have a look at this thread: &lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://community.nxp.com/t5/LPC-Microcontrollers/Using-Configtools-to-set-up-ADC-and-DMA-from-scratch-Sample/m-p/1183779" target="_blank"&gt;https://community.nxp.com/t5/LPC-Microcontrollers/Using-Configtools-to-set-up-ADC-and-DMA-from-scratch-Sample/m-p/1183779&lt;/A&gt;&amp;nbsp;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;</description>
      <pubDate>Thu, 29 Jul 2021 03:03:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1314947#M45998</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2021-07-29T03:03:11Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55xx ADC and DMA FIFO wartermark trigger</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1316256#M46030</link>
      <description>&lt;P&gt;Hallo Johan and Alice!&lt;/P&gt;&lt;P&gt;Please Just be careful with the code that I posted last year!&lt;/P&gt;&lt;P&gt;I've picked up that the ADC and DMA seems to lose sync somehow, and that what I think is ADC[0] value ends up randomly in buffer[n] value instead of in buffer[0]&lt;/P&gt;&lt;P&gt;I've been up and down in the code and in the configuration the last month, since I picked up the problem, and have more or less changed every parameter in the configtools setup, but to no avail.....&lt;/P&gt;&lt;P&gt;I am now flushing the fifo buffer on every 100th dma callback to try and fix the issue&lt;/P&gt;&lt;P&gt;Also note that my original ADC clock speed of 6MHz was also incorrect and that I changed it to 24MHz&lt;/P&gt;&lt;P&gt;Groete&lt;/P&gt;&lt;P&gt;Gert van Biljon&lt;/P&gt;</description>
      <pubDate>Sun, 01 Aug 2021 09:19:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55xx-ADC-and-DMA-FIFO-wartermark-trigger/m-p/1316256#M46030</guid>
      <dc:creator>gertvb</dc:creator>
      <dc:date>2021-08-01T09:19:00Z</dc:date>
    </item>
  </channel>
</rss>

