<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Reference Ethernet clock in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Reference-Ethernet-clock/m-p/1307405#M45859</link>
    <description>&lt;P&gt;Hi, Afzal,&lt;/P&gt;
&lt;P&gt;The trace length of 50MHz Enet_REF_CLK signal is greater than 5CM, if you use a 4 layer board(top/bottom are signal layers, the VDD/GND are power layers), i think it is okay. If you develop two layers board, I suggest you paste copper on the opposite side of the Enet_REF_CLK signal.&lt;/P&gt;
&lt;P&gt;Anyway, 4 layer board is recommended.&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
    <pubDate>Wed, 14 Jul 2021 06:24:45 GMT</pubDate>
    <dc:creator>xiangjun_rong</dc:creator>
    <dc:date>2021-07-14T06:24:45Z</dc:date>
    <item>
      <title>Reference Ethernet clock</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Reference-Ethernet-clock/m-p/1307078#M45854</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;i am using LPC2388FBD144,551 mcu.&lt;/P&gt;&lt;P&gt;The pin NO 126 of mcu&amp;nbsp; "ENET_REF_CLK" is being used for ethernet clock reference.&lt;/P&gt;&lt;P&gt;i am using 50MHz oscillator for ethernet clock and on the other side i am connecting same oscillator PAD to pin 126 of mcu.&lt;/P&gt;&lt;P&gt;due to mechnical reasons and board component density i cannot place mcu and ethernet block close to each other.&amp;nbsp; oscillator 50 MHz is near to ethernet block but the trace length of 50MHz reference clock connecting to mcu is very long. &amp;gt; 50mm&lt;/P&gt;&lt;P&gt;can you please suggest some solution ?&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;AH&lt;/P&gt;</description>
      <pubDate>Tue, 13 Jul 2021 15:41:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Reference-Ethernet-clock/m-p/1307078#M45854</guid>
      <dc:creator>AFZ</dc:creator>
      <dc:date>2021-07-13T15:41:54Z</dc:date>
    </item>
    <item>
      <title>Re: Reference Ethernet clock</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Reference-Ethernet-clock/m-p/1307405#M45859</link>
      <description>&lt;P&gt;Hi, Afzal,&lt;/P&gt;
&lt;P&gt;The trace length of 50MHz Enet_REF_CLK signal is greater than 5CM, if you use a 4 layer board(top/bottom are signal layers, the VDD/GND are power layers), i think it is okay. If you develop two layers board, I suggest you paste copper on the opposite side of the Enet_REF_CLK signal.&lt;/P&gt;
&lt;P&gt;Anyway, 4 layer board is recommended.&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Wed, 14 Jul 2021 06:24:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Reference-Ethernet-clock/m-p/1307405#M45859</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2021-07-14T06:24:45Z</dc:date>
    </item>
  </channel>
</rss>

