<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC5528 RAM</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287722#M45306</link>
    <description>&lt;P&gt;Still none-the-wiser.&lt;/P&gt;&lt;P&gt;If RAM is for data, what is it doing on the program memory side of the bus?&lt;/P&gt;</description>
    <pubDate>Fri, 04 Jun 2021 20:16:58 GMT</pubDate>
    <dc:creator>ianbenton</dc:creator>
    <dc:date>2021-06-04T20:16:58Z</dc:date>
    <item>
      <title>LPC5528 RAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1286126#M45258</link>
      <description>&lt;P&gt;The LPC5528 is Harvard Architecture, but it has some RAM on the Program memory bus, as if it were Von Neumann, and I can't find any explanation of why it is there. Can it be used just like the RAM on the Data side?&lt;/P&gt;</description>
      <pubDate>Wed, 02 Jun 2021 13:15:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1286126#M45258</guid>
      <dc:creator>ianbenton</dc:creator>
      <dc:date>2021-06-02T13:15:47Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5528 RAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287720#M45305</link>
      <description>&lt;P&gt;Hello&lt;/P&gt;
&lt;P&gt;This post might solve your questions: &lt;A href="https://community.arm.com/developer/ip-products/processors/f/cortex-a-forum/8615/how-to-explain-the-harvard-architecture-of-arm-processor-at-instruction-level" target="_blank"&gt;https://community.arm.com/developer/ip-products/processors/f/cortex-a-forum/8615/how-to-explain-the-harvard-architecture-of-arm-processor-at-instruction-level&amp;nbsp;&lt;/A&gt;&lt;BR /&gt;For more detailed information I suggest you to check the Cortex-M33 Technical Reference Manual and the Armv8-M Architecture Reference Manual.&lt;BR /&gt;&lt;A href="https://developer.arm.com/ip-products/processors/cortex-m/cortex-m33" target="_blank"&gt;https://developer.arm.com/ip-products/processors/cortex-m/cortex-m33&lt;/A&gt; &lt;BR /&gt;&lt;BR /&gt;If you have more questions do not hesitate to ask me.&lt;BR /&gt;Best regards,&lt;BR /&gt;Omar&lt;/P&gt;</description>
      <pubDate>Fri, 04 Jun 2021 20:07:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287720#M45305</guid>
      <dc:creator>Omar_Anguiano</dc:creator>
      <dc:date>2021-06-04T20:07:49Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5528 RAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287722#M45306</link>
      <description>&lt;P&gt;Still none-the-wiser.&lt;/P&gt;&lt;P&gt;If RAM is for data, what is it doing on the program memory side of the bus?&lt;/P&gt;</description>
      <pubDate>Fri, 04 Jun 2021 20:16:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287722#M45306</guid>
      <dc:creator>ianbenton</dc:creator>
      <dc:date>2021-06-04T20:16:58Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5528 RAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287752#M45307</link>
      <description>&lt;P&gt;You can execute code from it. As RAM is typically zero wait state, &amp;nbsp;it flash is not, it can run at full core speed, so can be used for time critical functions.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;this may not be the only reason, but it is what we have done.&lt;/P&gt;</description>
      <pubDate>Fri, 04 Jun 2021 21:41:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287752#M45307</guid>
      <dc:creator>converse</dc:creator>
      <dc:date>2021-06-04T21:41:56Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5528 RAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287807#M45309</link>
      <description>&lt;P&gt;I was just thinking of using it for data.&lt;/P&gt;&lt;P&gt;I was looking for a device with plenty of on-board RAM, so I could avoid having to use an external serial static RAM, and I needed all 256k for data.&amp;nbsp;&lt;/P&gt;&lt;P&gt;Could the stack go there?&lt;/P&gt;</description>
      <pubDate>Sat, 05 Jun 2021 09:17:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287807#M45309</guid>
      <dc:creator>ianbenton</dc:creator>
      <dc:date>2021-06-05T09:17:52Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5528 RAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287815#M45310</link>
      <description>&lt;P&gt;It should work, but I'm not sure about the access timings. Often, there is a penalty for accessing data from the 'program' bus or for accessing code from the data bus. It might be worth writing a small program to see if there is such a penalty.&lt;/P&gt;</description>
      <pubDate>Sat, 05 Jun 2021 12:36:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5528-RAM/m-p/1287815#M45310</guid>
      <dc:creator>converse</dc:creator>
      <dc:date>2021-06-05T12:36:23Z</dc:date>
    </item>
  </channel>
</rss>

