<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC 4088 IAP Hardfaults in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521835#M4471</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Blackclaws on Tue Aug 04 11:24:44 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I presume you mean the flashiap example from the lpcopen package. I tried that one and it hardfaults at Chip_IAP_ReadPID(). &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 16:36:03 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T16:36:03Z</dc:date>
    <item>
      <title>LPC 4088 IAP Hardfaults</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521833#M4469</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Blackclaws on Tue Aug 04 09:00:22 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I've been trying to use IAP commands on the LPC 4088 platform using the chip library. This so far results in a hard fault every single time. &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Using the Chp_IAP_Compare command resulted in a hard fault with the program counter pointing to the start of the area to be compared.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Using the Chip_IAP_PreSectorForReadWrite command results in a jump to the vectors pointing to the usage fault handler.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Any help would be appreciated.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:36:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521833#M4469</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:36:02Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 4088 IAP Hardfaults</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521834#M4470</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mc on Tue Aug 04 11:05:58 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi Blackclaws,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Did you try example from lpcopen?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fnxpfile%2Flpcopen-software-development-platform-lpc40xx-packages" rel="nofollow" target="_blank"&gt;https://www.lpcware.com/content/nxpfile/lpcopen-software-development-platform-lpc40xx-packages&lt;/A&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:36:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521834#M4470</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:36:03Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 4088 IAP Hardfaults</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521835#M4471</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Blackclaws on Tue Aug 04 11:24:44 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I presume you mean the flashiap example from the lpcopen package. I tried that one and it hardfaults at Chip_IAP_ReadPID(). &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:36:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521835#M4471</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:36:03Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 4088 IAP Hardfaults</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521836#M4472</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by DF9DQ on Tue Aug 04 15:15:36 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Make sure bit MATRIXARB.ROM_LAT is set, and PBOOST.Boost contains 3.&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:36:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521836#M4472</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:36:04Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 4088 IAP Hardfaults</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521837#M4473</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Blackclaws on Wed Aug 05 01:57:16 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;HR /&gt;&lt;SPAN style="color: #0000ff;"&gt;&lt;STRONG&gt;Quote: DF9DQ&lt;/STRONG&gt;&lt;BR /&gt;Make sure bit MATRIXARB.ROM_LAT is set, and PBOOST.Boost contains 3.&lt;/SPAN&gt;&lt;HR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks DF9DQ the MATRIXARB.ROM_LAT was indeed set to 0, after setting it to 1 everything works.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;However I would consider this a major oversight in the user manual or in the example documentation as this is simply not stated anywhere and one would expect the examples to be run via LPCXpresso in debug mode in which case this example simply won't work. It might have to do with the fact that MATRIXARB is no longer part of the SYSCTL data structure on the LPC 4088 but resides in a different memory location and the chip code doesn't even use it at all. So maybe this is something that should be addressed in either the user manual for IAP or in the examples/lpcopen.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:36:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-4088-IAP-Hardfaults/m-p/521837#M4473</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:36:04Z</dc:date>
    </item>
  </channel>
</rss>

