<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックUART details: RXIDLE, RXRDY, START operation and timing (LPC81x)</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/UART-details-RXIDLE-RXRDY-START-operation-and-timing-LPC81x/m-p/521757#M4393</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ab73 on Tue Jul 07 04:21:11 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I need some details about UART operation and timing, which are not clearly described in UM10601.&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;What I think intuitively:&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;1. RXIDLE and RxRDY rising immediately after last sampling point of stop bit (9/16 of one bit interval after beginning of stop-bit interval).&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;2. RxIDLE falling and START rising at beginning of start-bit interval.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Am I right?&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 16:36:17 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T16:36:17Z</dc:date>
    <item>
      <title>UART details: RXIDLE, RXRDY, START operation and timing (LPC81x)</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/UART-details-RXIDLE-RXRDY-START-operation-and-timing-LPC81x/m-p/521757#M4393</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ab73 on Tue Jul 07 04:21:11 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I need some details about UART operation and timing, which are not clearly described in UM10601.&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;What I think intuitively:&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;1. RXIDLE and RxRDY rising immediately after last sampling point of stop bit (9/16 of one bit interval after beginning of stop-bit interval).&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;2. RxIDLE falling and START rising at beginning of start-bit interval.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Am I right?&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:36:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/UART-details-RXIDLE-RXRDY-START-operation-and-timing-LPC81x/m-p/521757#M4393</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:36:17Z</dc:date>
    </item>
  </channel>
</rss>

