<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックHow to halt processor in LPC55S69</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-halt-processor-in-LPC55S69/m-p/1190701#M43082</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am trying to halt a processor for LPC55S69 by directly writing to DHCSR, but failed. Here are my steps for halting.&lt;/P&gt;&lt;P&gt;&amp;nbsp;*((volatile unsigned *)(0xE000EDF0))=0xa05f0001; // the&amp;nbsp;0xE000EDF0 is the address of DHCSR in cortex-m33, I configure C_DEBUGEN as 1 to enable halting debug&lt;/P&gt;&lt;P&gt;//check whether the DHCSR is modified, the answer is yes.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;*((volatile unsigned *)(0xE000EDF0))=0xa05f0003; // I set the C_HALT as 1 to halt the processor&lt;/P&gt;&lt;P&gt;//some other operations&lt;/P&gt;&lt;P&gt;But when I execute these codes I find the other operations are executed, and when I read the DHCSR again I find the C_DEBUGEN is modified as 0. It is clear that if this bit is set as 0 (I don't know who changes this bit), then C_HALT is invalid. Maybe this is the reason why I cannot halt the processor.&lt;/P&gt;&lt;P&gt;Can someone help me to halt the processor? If I succeed, the other operations should not be executed.&lt;/P&gt;</description>
    <pubDate>Mon, 30 Nov 2020 07:09:39 GMT</pubDate>
    <dc:creator>irakatz</dc:creator>
    <dc:date>2020-11-30T07:09:39Z</dc:date>
    <item>
      <title>How to halt processor in LPC55S69</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-halt-processor-in-LPC55S69/m-p/1190701#M43082</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am trying to halt a processor for LPC55S69 by directly writing to DHCSR, but failed. Here are my steps for halting.&lt;/P&gt;&lt;P&gt;&amp;nbsp;*((volatile unsigned *)(0xE000EDF0))=0xa05f0001; // the&amp;nbsp;0xE000EDF0 is the address of DHCSR in cortex-m33, I configure C_DEBUGEN as 1 to enable halting debug&lt;/P&gt;&lt;P&gt;//check whether the DHCSR is modified, the answer is yes.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;*((volatile unsigned *)(0xE000EDF0))=0xa05f0003; // I set the C_HALT as 1 to halt the processor&lt;/P&gt;&lt;P&gt;//some other operations&lt;/P&gt;&lt;P&gt;But when I execute these codes I find the other operations are executed, and when I read the DHCSR again I find the C_DEBUGEN is modified as 0. It is clear that if this bit is set as 0 (I don't know who changes this bit), then C_HALT is invalid. Maybe this is the reason why I cannot halt the processor.&lt;/P&gt;&lt;P&gt;Can someone help me to halt the processor? If I succeed, the other operations should not be executed.&lt;/P&gt;</description>
      <pubDate>Mon, 30 Nov 2020 07:09:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-halt-processor-in-LPC55S69/m-p/1190701#M43082</guid>
      <dc:creator>irakatz</dc:creator>
      <dc:date>2020-11-30T07:09:39Z</dc:date>
    </item>
  </channel>
</rss>

