<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC824 ROM API UART0 interrupt bug</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC824-ROM-API-UART0-interrupt-bug/m-p/1164270#M42498</link>
    <description>&lt;P&gt;Dear Sir:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I got problem of LPC 824 ROM API of UART.&lt;/P&gt;&lt;P&gt;I used uart0/uart1/uart2 to R/W data&amp;nbsp;&lt;/P&gt;&lt;P&gt;use the ROM API, call interrupt function as below&lt;BR /&gt;LPC_UARTD_API-&amp;gt;uart_isr();&lt;/P&gt;&lt;P&gt;Only UART0 will not clear the interrupt FLAG =&amp;gt; INTENCLR.TXRDY&lt;BR /&gt;Other UART1 UART2 will be.&lt;BR /&gt;Caused to continue to be interrupted, and finally Crash&lt;/P&gt;&lt;P&gt;Is there any bug in ROM API UART0 ???&lt;/P&gt;&lt;P&gt;any idea of this? please help!&lt;/P&gt;&lt;P&gt;thanks!&lt;/P&gt;</description>
    <pubDate>Thu, 08 Oct 2020 02:56:24 GMT</pubDate>
    <dc:creator>tim_tan</dc:creator>
    <dc:date>2020-10-08T02:56:24Z</dc:date>
    <item>
      <title>LPC824 ROM API UART0 interrupt bug</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC824-ROM-API-UART0-interrupt-bug/m-p/1164270#M42498</link>
      <description>&lt;P&gt;Dear Sir:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I got problem of LPC 824 ROM API of UART.&lt;/P&gt;&lt;P&gt;I used uart0/uart1/uart2 to R/W data&amp;nbsp;&lt;/P&gt;&lt;P&gt;use the ROM API, call interrupt function as below&lt;BR /&gt;LPC_UARTD_API-&amp;gt;uart_isr();&lt;/P&gt;&lt;P&gt;Only UART0 will not clear the interrupt FLAG =&amp;gt; INTENCLR.TXRDY&lt;BR /&gt;Other UART1 UART2 will be.&lt;BR /&gt;Caused to continue to be interrupted, and finally Crash&lt;/P&gt;&lt;P&gt;Is there any bug in ROM API UART0 ???&lt;/P&gt;&lt;P&gt;any idea of this? please help!&lt;/P&gt;&lt;P&gt;thanks!&lt;/P&gt;</description>
      <pubDate>Thu, 08 Oct 2020 02:56:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC824-ROM-API-UART0-interrupt-bug/m-p/1164270#M42498</guid>
      <dc:creator>tim_tan</dc:creator>
      <dc:date>2020-10-08T02:56:24Z</dc:date>
    </item>
    <item>
      <title>Re: LPC824 ROM API UART0 interrupt bug</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC824-ROM-API-UART0-interrupt-bug/m-p/1166286#M42535</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/158208"&gt;@tim_tan&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;As you mention, in the vector interrupt should be set the&amp;nbsp;&lt;SPAN&gt;&amp;nbsp;INTENCLR.TXRDY to clear the corresponding bit in the INTENSET register, but using the periph_uart_rom_init to test this it looks like the corresponding bit in the INTENSET was cleared. &lt;/SPAN&gt;&lt;SPAN&gt;I will suggest confirming with this example code.&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Also, if this issue isn't solved, could you let me know how can I replicate it?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Alexis Andalon&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 12 Oct 2020 19:35:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC824-ROM-API-UART0-interrupt-bug/m-p/1166286#M42535</guid>
      <dc:creator>Alexis_A</dc:creator>
      <dc:date>2020-10-12T19:35:30Z</dc:date>
    </item>
  </channel>
</rss>

