<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC55S69 : disable JTAG and SWD in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032606#M40202</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do I undestand right and SWD/JTAG ports are automatically disabled when Secure boot bit is activated ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 24 Nov 2019 19:41:09 GMT</pubDate>
    <dc:creator>EugeneHiihtaja</dc:creator>
    <dc:date>2019-11-24T19:41:09Z</dc:date>
    <item>
      <title>LPC55S69 : disable JTAG and SWD</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032606#M40202</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do I undestand right and SWD/JTAG ports are automatically disabled when Secure boot bit is activated ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 24 Nov 2019 19:41:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032606#M40202</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2019-11-24T19:41:09Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69 : disable JTAG and SWD</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032607#M40203</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN class=""&gt;&lt;STRONG&gt;&lt;A _jive_internal="true" class="" data-avatarid="-1" data-content-finding="Community" data-userid="320103" data-username="yevgen.gyl@solita.fi" href="https://community.nxp.com/people/yevgen.gyl@solita.fi"&gt;Eugene Hiihtaja&lt;/A&gt;&lt;/STRONG&gt;&lt;/SPAN&gt;,&lt;/P&gt;&lt;P&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;1） Do I understand right and SWD/JTAG ports are automatically disabled when Secure boot bit is activated?&lt;BR /&gt;-- No, I'm afraid not, and to provide the fastest possible support, I'd like to suggest you learn the detailed information about the secured JTAG via the link.&lt;BR /&gt;&lt;A href="https://www.digi.com/resources/documentation/digidocs/90001546/concept/trustfence/c_secure_jtag.htm" target="test_blank"&gt;https://www.digi.com/resources/documentation/digidocs/90001546/concept/trustfence/c_secure_jtag.htm&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Nov 2019 09:09:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032607#M40203</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-11-25T09:09:44Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69 : disable JTAG and SWD</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032608#M40204</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But how it is applicable for LPC ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If secure boot is not enabled, SWD debug works some how and may be enabled somewhere in ROM or where.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I need to disable it I should follow UM&amp;nbsp;Table 142. Debug Features Duplicate register (DEBUG_FEATURES_DP, offset = 0xFA8)&lt;/P&gt;&lt;P&gt;and disable debugging of CPU0, CPU1 and SWDs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Or what exactly disabled if secure boot is enabled and what I should disable by myself for be secure ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you !&lt;/P&gt;&lt;P&gt;Regards !&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Nov 2019 09:23:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032608#M40204</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2019-11-25T09:23:58Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69 : disable JTAG and SWD</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032609#M40205</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN class=""&gt;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="320103" data-username="yevgen.gyl@solita.fi" href="https://community.nxp.com/people/yevgen.gyl@solita.fi"&gt;Eugene Hiihtaja&lt;/A&gt;&lt;/SPAN&gt;，&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;BR /&gt;1） But how it is applicable for LPC?&lt;BR /&gt;-- Yes, and learn more information about it by reviewing 51.7 Debug authentication in the reference manual.&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 27 Nov 2019 11:02:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-disable-JTAG-and-SWD/m-p/1032609#M40205</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-11-27T11:02:34Z</dc:date>
    </item>
  </channel>
</rss>

