<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC55S69: ISP mode pin utilization</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023746#M39963</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It is correct, all the corresponding peripherals are enabled at once. After an active peripheral is detected, inactive peripherals are disabled.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Felipe&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Mar 2020 18:04:34 GMT</pubDate>
    <dc:creator>FelipeGarcia</dc:creator>
    <dc:date>2020-03-23T18:04:34Z</dc:date>
    <item>
      <title>LPC55S69: ISP mode pin utilization</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023743#M39960</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In Table 171. is quite clearly specified what kind of pins can be initialized when bootrom try to select peripheral for communication.&lt;/P&gt;&lt;P&gt;But how those pins are really uninitialised, as peripherals pins only or also some PU/PD resistors are added.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We have used a lot of pins and would like to be sure if ROM initialization is not cause any deadlock for our functionality.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;At beginning MCU is empty and MCU go to ISP mode automatically and scan all possible interfaces.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But even after initial flashing , when we can limit scan to SPI3 and HS_SPI and use ISP pin for put MCU in ISP mode we have 8 pins from both interfaces what need special care.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do you have advanced info about initialisation of those pins in ROM code ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Mar 2020 13:31:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023743#M39960</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2020-03-12T13:31:45Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69: ISP mode pin utilization</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023744#M39961</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Eugene,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;You can refer to&lt;STRONG&gt; Fig 11&lt;/STRONG&gt;&amp;nbsp;in User Manual. The boot flow chart will give you an idea of when ISP pins and peripherals are enabled and disabled.&lt;STRONG&gt;&lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_5.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/98669iFAAF2BBED8366263/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_5.png" alt="pastedImage_5.png" /&gt;&lt;/span&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;Hope it helps!&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Best regards,&lt;/P&gt;&lt;P&gt;Felipe&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 18 Mar 2020 18:07:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023744#M39961</guid>
      <dc:creator>FelipeGarcia</dc:creator>
      <dc:date>2020-03-18T18:07:39Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69: ISP mode pin utilization</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023745#M39962</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/felipegsoto"&gt;felipegsoto&lt;/A&gt;‌ !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You means that external pins is fully initialized at once as well ?&lt;/P&gt;&lt;P&gt;For example UART can initialize peripheral and RX line only. When activity is detected, TX line can be attached to UART peripheral as well.&lt;/P&gt;&lt;P&gt;For us is important how external GPIO line configurations changing during ISP active scan.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also ROM is not cleaning Clock tree and Power domains when it jump to application.&lt;/P&gt;&lt;P&gt;Flexcomm clocks remains attached and USB powerdomains remain enabled.&lt;/P&gt;&lt;P&gt;I think it is not so good. ROM in Secure MCU should leave clean&amp;nbsp;landscape.&lt;/P&gt;&lt;P&gt;I haven't find out also why USB RAM is wiped to 0x00 after reboot.&lt;/P&gt;&lt;P&gt;May be it is cleaned as well.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 Mar 2020 08:54:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023745#M39962</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2020-03-19T08:54:06Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69: ISP mode pin utilization</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023746#M39963</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It is correct, all the corresponding peripherals are enabled at once. After an active peripheral is detected, inactive peripherals are disabled.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Felipe&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Mar 2020 18:04:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-ISP-mode-pin-utilization/m-p/1023746#M39963</guid>
      <dc:creator>FelipeGarcia</dc:creator>
      <dc:date>2020-03-23T18:04:34Z</dc:date>
    </item>
  </channel>
</rss>

