<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC54608 eva board SDRAM pattern in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608-eva-board-SDRAM-pattern/m-p/1021479#M39903</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;A _jive_internal="true" data-userid="309825" data-username="実奥山" href="https://community.nxp.com/people/実奥山"&gt;実 奥山&lt;/A&gt; ,&lt;/P&gt;&lt;P&gt;As you know that the resistor pack RP2,RP3,RP4 and RP4 are used to reduce the signal reflection, from signal integrity analysis, they should be put close to SDRAM.&lt;/P&gt;&lt;P&gt;We have documentation which focuses on signal integrity for high speed signals.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/user-guide/IMX8MNHDG.pdf" title="https://www.nxp.com/docs/en/user-guide/IMX8MNHDG.pdf"&gt;https://www.nxp.com/docs/en/user-guide/IMX8MNHDG.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The section 1.3.1. General information lists the documentation which focuses on the high speed board design, I think they are helpful.&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;XiangJun rong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 31 Jan 2020 10:29:28 GMT</pubDate>
    <dc:creator>xiangjun_rong</dc:creator>
    <dc:date>2020-01-31T10:29:28Z</dc:date>
    <item>
      <title>LPC54608 eva board SDRAM pattern</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608-eva-board-SDRAM-pattern/m-p/1021478#M39902</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN lang="en"&gt;In LPC54608 eva board(OM13092),LPC54608 eva board&lt;BR /&gt;I want to make the SDRAM transmission line in good condition&lt;BR /&gt;There is a resistors(RP3) between CPU(U25) and SDRAM(U28) in LPC54608 eva board(OM13092).&lt;BR /&gt;Is RP3 located closer to U25 or U28?&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV data-ved="2ahUKEwjR7ZjV56rnAhVNFYgKHScMCeoQGnoECA0QKQ"&gt;&lt;DIV data-async-context="query:%E7%BF%BB%E8%A8%B3"&gt;&lt;DIV class=""&gt;&lt;DIV class="" data-hveid="CAsQAA" data-md="77" data-ved="2ahUKEwjR7ZjV56rnAhVNFYgKHScMCeoQkCkwAHoECAsQAA"&gt;&lt;DIV data-hveid="CAsQAQ"&gt;&lt;DIV class="" data-cp="1" data-nnttsvi="1" data-sm="1" data-sugg-time="500" data-sugg-url="https://clients1.google.com/complete/search" data-uilc="ja"&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV data-ved="2ahUKEwjR7ZjV56rnAhVNFYgKHScMCeoQGnoECA0QKQ"&gt;&lt;DIV data-async-context="query:%E7%BF%BB%E8%A8%B3"&gt;&lt;DIV class=""&gt;&lt;DIV class="" data-hveid="CAsQAA" data-md="77" data-ved="2ahUKEwjR7ZjV56rnAhVNFYgKHScMCeoQkCkwAHoECAsQAA"&gt;&lt;DIV data-hveid="CAsQAQ"&gt;&lt;DIV class="" data-cp="1" data-nnttsvi="1" data-sm="1" data-sugg-time="500" data-sugg-url="https://clients1.google.com/complete/search" data-uilc="ja"&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;SPAN lang="en"&gt;&lt;SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 30 Jan 2020 07:43:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608-eva-board-SDRAM-pattern/m-p/1021478#M39902</guid>
      <dc:creator>実奥山</dc:creator>
      <dc:date>2020-01-30T07:43:29Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54608 eva board SDRAM pattern</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608-eva-board-SDRAM-pattern/m-p/1021479#M39903</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;A _jive_internal="true" data-userid="309825" data-username="実奥山" href="https://community.nxp.com/people/実奥山"&gt;実 奥山&lt;/A&gt; ,&lt;/P&gt;&lt;P&gt;As you know that the resistor pack RP2,RP3,RP4 and RP4 are used to reduce the signal reflection, from signal integrity analysis, they should be put close to SDRAM.&lt;/P&gt;&lt;P&gt;We have documentation which focuses on signal integrity for high speed signals.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/user-guide/IMX8MNHDG.pdf" title="https://www.nxp.com/docs/en/user-guide/IMX8MNHDG.pdf"&gt;https://www.nxp.com/docs/en/user-guide/IMX8MNHDG.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The section 1.3.1. General information lists the documentation which focuses on the high speed board design, I think they are helpful.&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;XiangJun rong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 31 Jan 2020 10:29:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608-eva-board-SDRAM-pattern/m-p/1021479#M39903</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2020-01-31T10:29:28Z</dc:date>
    </item>
  </channel>
</rss>

