<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC55S69 : Core0, Core1 and Power management</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-Core0-Core1-and-Power-management/m-p/1007685#M39529</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello !&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Do I understand right and Core0 and Core1 can independently go to the sleep mode only ?&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Deep-sleep, power-down modes have effect to both cores and only Core0 is able to call power API what isable to put whole CPUs to those modes.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;But how synchronization&amp;nbsp; should be done in case if both cores are not ready for Deep-Sleep for example.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;I think something OWN by using MAILBOX mechanism.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Also looks like Core1 can RUN at 12Mhz for have lowpower consumption, but it dosn't have sense becouse&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Core0 what clocked with 150Mhz can stay only in sleep mode what just reduce consumption twice only.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Or what is lowest power mode for Core0 if Core1 run continuously and can have RUN and Sleep mode only.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Do you have any application note what can give more details about&amp;nbsp; DualCore power managements tips ?&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 05 Nov 2019 13:36:11 GMT</pubDate>
    <dc:creator>EugeneHiihtaja</dc:creator>
    <dc:date>2019-11-05T13:36:11Z</dc:date>
    <item>
      <title>LPC55S69 : Core0, Core1 and Power management</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-Core0-Core1-and-Power-management/m-p/1007685#M39529</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello !&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Do I understand right and Core0 and Core1 can independently go to the sleep mode only ?&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Deep-sleep, power-down modes have effect to both cores and only Core0 is able to call power API what isable to put whole CPUs to those modes.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;But how synchronization&amp;nbsp; should be done in case if both cores are not ready for Deep-Sleep for example.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;I think something OWN by using MAILBOX mechanism.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Also looks like Core1 can RUN at 12Mhz for have lowpower consumption, but it dosn't have sense becouse&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Core0 what clocked with 150Mhz can stay only in sleep mode what just reduce consumption twice only.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Or what is lowest power mode for Core0 if Core1 run continuously and can have RUN and Sleep mode only.&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Do you have any application note what can give more details about&amp;nbsp; DualCore power managements tips ?&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Nov 2019 13:36:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-Core0-Core1-and-Power-management/m-p/1007685#M39529</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2019-11-05T13:36:11Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69 : Core0, Core1 and Power management</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-Core0-Core1-and-Power-management/m-p/1007686#M39530</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello&amp;nbsp;&lt;SPAN style="color: #646464; background-color: #ffffff;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="320103" data-username="yevgen.gyl@solita.fi" href="https://community.nxp.com/people/yevgen.gyl@solita.fi" style="color: #3d9ce7; background-color: #ffffff; border: 0px; font-weight: 600; text-decoration: underline; font-size: 11.9994px;"&gt;Eugene Hiihtaja&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;There are some power consumption data in Data Sheet-&amp;gt; 10.3 Power consumption, you can have a look,&lt;/P&gt;&lt;P&gt;I attached it for you.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 08 Nov 2019 08:59:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-Core0-Core1-and-Power-management/m-p/1007686#M39530</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2019-11-08T08:59:14Z</dc:date>
    </item>
  </channel>
</rss>

