<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC55S69: reinitialization RNG after PowerDown in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-reinitialization-RNG-after-PowerDown/m-p/984912#M38835</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Eugene,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In power-down mode, only some critical peripherals like the security controller are retained, internal SRAM values can be maintained, and the logic levels of the pins remain static. RNG module is not retained by power-down mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Felipe&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 10 Mar 2020 21:07:13 GMT</pubDate>
    <dc:creator>FelipeGarcia</dc:creator>
    <dc:date>2020-03-10T21:07:13Z</dc:date>
    <item>
      <title>LPC55S69: reinitialization RNG after PowerDown</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-reinitialization-RNG-after-PowerDown/m-p/984911#M38834</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi !&lt;/P&gt;&lt;P&gt;Should I reinitialize RNG peripheral after PowerDown mode ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I can see initialization function of it :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;void RNG_Init(RNG_Type *base)&lt;BR /&gt;{&lt;BR /&gt; /* Clear ring oscilator disable bit*/&lt;BR /&gt; PMC-&amp;gt;PDRUNCFGCLR0 = PMC_PDRUNCFG0_PDEN_RNG_MASK;&lt;BR /&gt;#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) &amp;amp;&amp;amp; FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)&lt;BR /&gt; CLOCK_EnableClock(kCLOCK_Rng);&lt;BR /&gt;#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Are enable RNG&amp;nbsp; in PMC and Clock only and those registers retains while PowerDown.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It can be similar situation with HASHCRYPT but at list there some reset need to be executed :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;void HASHCRYPT_Init(HASHCRYPT_Type *base)&lt;BR /&gt;{&lt;BR /&gt;#if !(defined(FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL) &amp;amp;&amp;amp; FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL)&lt;BR /&gt; CLOCK_EnableClock(kCLOCK_HashCrypt);&lt;BR /&gt;#endif /* FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL */&lt;BR /&gt; &lt;STRONG&gt;RESET_PeripheralReset&lt;/STRONG&gt;(kHASHCRYPT_RST_SHIFT_RSTn);&lt;BR /&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Mar 2020 08:02:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-reinitialization-RNG-after-PowerDown/m-p/984911#M38834</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2020-03-04T08:02:24Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69: reinitialization RNG after PowerDown</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-reinitialization-RNG-after-PowerDown/m-p/984912#M38835</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Eugene,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In power-down mode, only some critical peripherals like the security controller are retained, internal SRAM values can be maintained, and the logic levels of the pins remain static. RNG module is not retained by power-down mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Felipe&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 10 Mar 2020 21:07:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-reinitialization-RNG-after-PowerDown/m-p/984912#M38835</guid>
      <dc:creator>FelipeGarcia</dc:creator>
      <dc:date>2020-03-10T21:07:13Z</dc:date>
    </item>
  </channel>
</rss>

