<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLWIP phy problem</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LWIP-phy-problem/m-p/981294#M38737</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MCU: LPC4333&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Harware is custom.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm trying to get my DP83848 ethernet phy to work in RMII mode based on the lwip_tcpecho example.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The link status is good and the&amp;nbsp;PHY_LINK_CONNECTED bit is set.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;lpc_low_level_input() returns NULL because the descriptor is still owned by DMA&lt;/P&gt;&lt;P&gt;So no packets get received.&lt;/P&gt;&lt;P&gt;Has anyone else had similar issues ?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 27 Nov 2019 15:52:11 GMT</pubDate>
    <dc:creator>winpennyjh</dc:creator>
    <dc:date>2019-11-27T15:52:11Z</dc:date>
    <item>
      <title>LWIP phy problem</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LWIP-phy-problem/m-p/981294#M38737</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MCU: LPC4333&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Harware is custom.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm trying to get my DP83848 ethernet phy to work in RMII mode based on the lwip_tcpecho example.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The link status is good and the&amp;nbsp;PHY_LINK_CONNECTED bit is set.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;lpc_low_level_input() returns NULL because the descriptor is still owned by DMA&lt;/P&gt;&lt;P&gt;So no packets get received.&lt;/P&gt;&lt;P&gt;Has anyone else had similar issues ?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 27 Nov 2019 15:52:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LWIP-phy-problem/m-p/981294#M38737</guid>
      <dc:creator>winpennyjh</dc:creator>
      <dc:date>2019-11-27T15:52:11Z</dc:date>
    </item>
    <item>
      <title>Re: LWIP phy problem</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LWIP-phy-problem/m-p/981295#M38738</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Resolved!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;RMII mode only works when ENET_RX_DV mode is used&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 29 Nov 2019 11:32:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LWIP-phy-problem/m-p/981295#M38738</guid>
      <dc:creator>winpennyjh</dc:creator>
      <dc:date>2019-11-29T11:32:56Z</dc:date>
    </item>
  </channel>
</rss>

