<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic What conditions will prescaler be cleared by event(SCT Timer)? in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/What-conditions-will-prescaler-be-cleared-by-event-SCT-Timer/m-p/966263#M38265</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;According to UM10736:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;15.7.7 Clearing the prescaler&lt;/STRONG&gt;&lt;BR /&gt;When enabled by a non-zero PRE field in the Control register, the prescaler acts as a&lt;BR /&gt;clock divider for the counter, like a fractional part of the counter value. The prescaler is&lt;BR /&gt;cleared whenever the counter is cleared or loaded for any of the following reasons:&lt;BR /&gt;• Hardware reset&lt;BR /&gt;• Software writing to the counter register&lt;BR /&gt;• Software writing a 1 to the CLRCTR bit in the control register&lt;BR /&gt;• &lt;STRONG&gt;an event selected by a 1 in the counter limit register when BIDIR = 0&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;When BIDIR is 0, a limit event caused by an I/O signal can clear a non-zero prescaler.&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;However, a limit event caused by a Match only clears a non-zero prescaler in one special&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;case as described Section 15.7.8&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;When BIDIR is 0,there are &lt;STRONG&gt;only&lt;/STRONG&gt; two conditions of event that clear&amp;nbsp;a non-zero prescaler&lt;STRONG&gt;&lt;SPAN&gt;&amp;nbsp;. Is it right?&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;1.A limit event caused by an I/O signal can clear a non-zero prescaler.&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;A Match only clears a non-zero prescaler in one special&amp;nbsp;case as described Section 15.7.8,&lt;/P&gt;&lt;P&gt;I don't understand what&amp;nbsp;&lt;SPAN&gt;15.7.8 describe about the special case,and I don't want&amp;nbsp;prescaler be cleared in my design.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 10 Jul 2019 06:53:33 GMT</pubDate>
    <dc:creator>wilsonchenwk</dc:creator>
    <dc:date>2019-07-10T06:53:33Z</dc:date>
    <item>
      <title>What conditions will prescaler be cleared by event(SCT Timer)?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/What-conditions-will-prescaler-be-cleared-by-event-SCT-Timer/m-p/966263#M38265</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;According to UM10736:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;15.7.7 Clearing the prescaler&lt;/STRONG&gt;&lt;BR /&gt;When enabled by a non-zero PRE field in the Control register, the prescaler acts as a&lt;BR /&gt;clock divider for the counter, like a fractional part of the counter value. The prescaler is&lt;BR /&gt;cleared whenever the counter is cleared or loaded for any of the following reasons:&lt;BR /&gt;• Hardware reset&lt;BR /&gt;• Software writing to the counter register&lt;BR /&gt;• Software writing a 1 to the CLRCTR bit in the control register&lt;BR /&gt;• &lt;STRONG&gt;an event selected by a 1 in the counter limit register when BIDIR = 0&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;When BIDIR is 0, a limit event caused by an I/O signal can clear a non-zero prescaler.&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;However, a limit event caused by a Match only clears a non-zero prescaler in one special&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;case as described Section 15.7.8&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;When BIDIR is 0,there are &lt;STRONG&gt;only&lt;/STRONG&gt; two conditions of event that clear&amp;nbsp;a non-zero prescaler&lt;STRONG&gt;&lt;SPAN&gt;&amp;nbsp;. Is it right?&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;1.A limit event caused by an I/O signal can clear a non-zero prescaler.&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;A Match only clears a non-zero prescaler in one special&amp;nbsp;case as described Section 15.7.8,&lt;/P&gt;&lt;P&gt;I don't understand what&amp;nbsp;&lt;SPAN&gt;15.7.8 describe about the special case,and I don't want&amp;nbsp;prescaler be cleared in my design.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Jul 2019 06:53:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/What-conditions-will-prescaler-be-cleared-by-event-SCT-Timer/m-p/966263#M38265</guid>
      <dc:creator>wilsonchenwk</dc:creator>
      <dc:date>2019-07-10T06:53:33Z</dc:date>
    </item>
    <item>
      <title>Re: What conditions will prescaler be cleared by event(SCT Timer)?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/What-conditions-will-prescaler-be-cleared-by-event-SCT-Timer/m-p/966264#M38266</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;When BIDIR is 0,there are only two conditions of event that clear&amp;nbsp;a non-zero prescaler&amp;nbsp;. Is it right?&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;Yes&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please check the appliction note AN11538, this application note is a collection of examples and usage notes for the&lt;BR /&gt;SCTimer/PWM block used in NXP microcontrollers. This may helps.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Sol&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Jul 2019 15:27:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/What-conditions-will-prescaler-be-cleared-by-event-SCT-Timer/m-p/966264#M38266</guid>
      <dc:creator>soledad</dc:creator>
      <dc:date>2019-07-17T15:27:57Z</dc:date>
    </item>
  </channel>
</rss>

