<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 NVIC_EnableIRQ : enables only one interrupt at a time?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959898#M38026</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;CODE&gt;Looking at the one of the implementations of NVIC_EnableIRQ, Im wondering how the ISER works ?&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)&lt;BR /&gt;{&lt;BR /&gt;&amp;nbsp; NVIC-&amp;gt;ISER[((uint32_t)(IRQn) &amp;gt;&amp;gt; 5)] = (1 &amp;lt;&amp;lt; ((uint32_t)(IRQn) &amp;amp; 0x1F)); /* enable interrupt */&lt;BR /&gt;}&amp;lt;/code&amp;gt;&lt;BR /&gt;&lt;BR /&gt;Calling the above two consequitve times with a different IRQn, will erase the enable of the previous interrupt. Does it mean I can enable one interrupt at a time?&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;NVIC_EnableIRQ(8);&amp;nbsp;&amp;nbsp; // enables IRQ8&lt;BR /&gt;&lt;BR /&gt;NVIC_EnableIRQ(7);&amp;nbsp;&amp;nbsp; // enables IRQ7 but disables IRQ8 ?!?&lt;BR /&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;BR /&gt;Correct, or do I miss something? Am I enabling two IRQs at a time? If yes, how is it possible, if ISER[0] would contain only the last assignment....&lt;BR /&gt;&lt;BR /&gt;Further, can I set an IER of a peripheral device without enabling its interrupt ?!?&lt;BR /&gt;&lt;BR /&gt;For example, can I set the IER below&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;LPC_UART3-&amp;gt;IER = 0x00000005UL;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // Enable UART3 interrupt RBR ans RLS&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;&lt;BR /&gt;without calling before it&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;NVIC_EnableIRQ(UART3_IRQn);&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;&lt;BR /&gt;Where do I need to use &lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;NVIC_EnableIRQ&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;&lt;BR /&gt;and/or where do I need to set the corresponding peripheral&lt;BR /&gt;&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&lt;BR /&gt;IER&lt;BR /&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;?&lt;BR /&gt;&lt;BR /&gt;If I want to enable multiple IRQs over UART-&amp;gt;IER simultaneously, I have to do the following ?&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&lt;BR /&gt;NVIC_EnableIRQ(UART3_IRQn);&lt;BR /&gt;&lt;BR /&gt;PC_UART3-&amp;gt;IER = ...&lt;BR /&gt;&lt;BR /&gt;NVIC_EnableIRQ(UART2_IRQn);&amp;nbsp;&amp;nbsp;&amp;nbsp; // this disables UART3 already&lt;BR /&gt;&lt;BR /&gt;PC_UART2-&amp;gt;IER = ...&lt;BR /&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;BR /&gt;So, what happens with the NVIC UART&lt;STRONG&gt;3&lt;/STRONG&gt;_IRQn respectively with the PC_UART&lt;STRONG&gt;3&lt;/STRONG&gt;-&amp;gt;IER, if the NVIC_EnableIRQ(UART&lt;STRONG&gt;2&lt;/STRONG&gt;_IRQn) disables the UART&lt;STRONG&gt;3&lt;/STRONG&gt;_IRQn? Do I have to poll the UART&lt;STRONG&gt;3&lt;/STRONG&gt;-&amp;gt;IER than?&lt;BR /&gt;&lt;BR /&gt;Why is this connection not specified / stated clearly in the specification ?&lt;/CODE&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Sep 2019 09:22:46 GMT</pubDate>
    <dc:creator>haiomaio3</dc:creator>
    <dc:date>2019-09-23T09:22:46Z</dc:date>
    <item>
      <title>NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959898#M38026</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;CODE&gt;Looking at the one of the implementations of NVIC_EnableIRQ, Im wondering how the ISER works ?&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)&lt;BR /&gt;{&lt;BR /&gt;&amp;nbsp; NVIC-&amp;gt;ISER[((uint32_t)(IRQn) &amp;gt;&amp;gt; 5)] = (1 &amp;lt;&amp;lt; ((uint32_t)(IRQn) &amp;amp; 0x1F)); /* enable interrupt */&lt;BR /&gt;}&amp;lt;/code&amp;gt;&lt;BR /&gt;&lt;BR /&gt;Calling the above two consequitve times with a different IRQn, will erase the enable of the previous interrupt. Does it mean I can enable one interrupt at a time?&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;NVIC_EnableIRQ(8);&amp;nbsp;&amp;nbsp; // enables IRQ8&lt;BR /&gt;&lt;BR /&gt;NVIC_EnableIRQ(7);&amp;nbsp;&amp;nbsp; // enables IRQ7 but disables IRQ8 ?!?&lt;BR /&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;BR /&gt;Correct, or do I miss something? Am I enabling two IRQs at a time? If yes, how is it possible, if ISER[0] would contain only the last assignment....&lt;BR /&gt;&lt;BR /&gt;Further, can I set an IER of a peripheral device without enabling its interrupt ?!?&lt;BR /&gt;&lt;BR /&gt;For example, can I set the IER below&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;LPC_UART3-&amp;gt;IER = 0x00000005UL;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // Enable UART3 interrupt RBR ans RLS&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;&lt;BR /&gt;without calling before it&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;NVIC_EnableIRQ(UART3_IRQn);&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;&lt;BR /&gt;Where do I need to use &lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;BR /&gt;NVIC_EnableIRQ&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;&lt;BR /&gt;and/or where do I need to set the corresponding peripheral&lt;BR /&gt;&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&lt;BR /&gt;IER&lt;BR /&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;BR /&gt;?&lt;BR /&gt;&lt;BR /&gt;If I want to enable multiple IRQs over UART-&amp;gt;IER simultaneously, I have to do the following ?&lt;BR /&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&amp;lt;p&amp;gt;&amp;lt;code&amp;gt;&lt;BR /&gt;NVIC_EnableIRQ(UART3_IRQn);&lt;BR /&gt;&lt;BR /&gt;PC_UART3-&amp;gt;IER = ...&lt;BR /&gt;&lt;BR /&gt;NVIC_EnableIRQ(UART2_IRQn);&amp;nbsp;&amp;nbsp;&amp;nbsp; // this disables UART3 already&lt;BR /&gt;&lt;BR /&gt;PC_UART2-&amp;gt;IER = ...&lt;BR /&gt;&amp;lt;/code&amp;gt;&amp;lt;/p&amp;gt;&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;CODE&gt;&lt;BR /&gt;So, what happens with the NVIC UART&lt;STRONG&gt;3&lt;/STRONG&gt;_IRQn respectively with the PC_UART&lt;STRONG&gt;3&lt;/STRONG&gt;-&amp;gt;IER, if the NVIC_EnableIRQ(UART&lt;STRONG&gt;2&lt;/STRONG&gt;_IRQn) disables the UART&lt;STRONG&gt;3&lt;/STRONG&gt;_IRQn? Do I have to poll the UART&lt;STRONG&gt;3&lt;/STRONG&gt;-&amp;gt;IER than?&lt;BR /&gt;&lt;BR /&gt;Why is this connection not specified / stated clearly in the specification ?&lt;/CODE&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2019 09:22:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959898#M38026</guid>
      <dc:creator>haiomaio3</dc:creator>
      <dc:date>2019-09-23T09:22:46Z</dc:date>
    </item>
    <item>
      <title>Re: NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959899#M38027</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You need to read about the NVIC peripheral for the processor you are working on.....&lt;/P&gt;&lt;P&gt;The ISER register:&lt;/P&gt;&lt;P&gt;(Hint: setting a bit in this register enables the interrupt for this one only, all other interrupts are NOT affected, same with ICER register)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/88252iB50280B3346A4709/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2019 10:44:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959899#M38027</guid>
      <dc:creator>carstengroen</dc:creator>
      <dc:date>2019-09-23T10:44:39Z</dc:date>
    </item>
    <item>
      <title>Re: NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959900#M38028</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Where do you &lt;STRONG&gt;infer your hint from&lt;/STRONG&gt; above from ? Are you talking about &lt;STRONG&gt;&lt;CODE&gt;NVIC_EnableIRQ&lt;/CODE&gt;&lt;/STRONG&gt; at all?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The fist part of the question is setting &lt;STRONG&gt;ISER&lt;/STRONG&gt; with the &lt;CODE&gt;&lt;STRONG&gt;NVIC_EnableIRQ&lt;/STRONG&gt;? And the second part is what is the relationship between the &lt;STRONG&gt;ISER&lt;/STRONG&gt; and &lt;STRONG&gt;UART-&amp;gt;IER&lt;/STRONG&gt; registers ?&lt;/CODE&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Btw. the spec I'm referring to is&lt;/P&gt;&lt;P style="padding-left: 30px;"&gt;&lt;EM&gt;UM10360&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;LPC17xx User manual&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;Rev. 01 — 4 January 2010&lt;/EM&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2019 11:48:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959900#M38028</guid>
      <dc:creator>haiomaio3</dc:creator>
      <dc:date>2019-09-23T11:48:23Z</dc:date>
    </item>
    <item>
      <title>Re: NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959901#M38029</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN class=""&gt;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="348449" data-username="haiomaio3@mailbox.org" href="https://community.nxp.com/people/haiomaio3@mailbox.org"&gt;Hai Maio&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thank you for your interest in NXP Semiconductor products and &lt;BR /&gt;for the opportunity to serve you.&lt;BR /&gt;To provide the fastest possible support, I'd like to suggest you refer to the attachment to learn the detail informaiton about the NVIC.&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Sep 2019 02:15:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959901#M38029</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-09-24T02:15:29Z</dc:date>
    </item>
    <item>
      <title>Re: NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959902#M38030</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Could you please be more specific? Which sentence in the document, gives an answer to the question from above ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Sep 2019 04:35:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959902#M38030</guid>
      <dc:creator>haiomaio3</dc:creator>
      <dc:date>2019-09-24T04:35:39Z</dc:date>
    </item>
    <item>
      <title>Re: NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959903#M38031</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN class=""&gt;&lt;A _jive_internal="true" class="" data-containerid="-1" data-containertype="-1" data-content-finding="Community" data-objectid="348449" data-objecttype="3" href="https://community.nxp.com/people/haiomaio3@mailbox.org"&gt;Hai Maio&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Chapter 6 Nested Vectored Interrupt Controller&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Sep 2019 07:53:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959903#M38031</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-09-24T07:53:17Z</dc:date>
    </item>
    <item>
      <title>Re: NVIC_EnableIRQ : enables only one interrupt at a time?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959904#M38032</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please, give me exactly the sentence, giving the answer. Id red the chapter before your post.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Sep 2019 08:26:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/NVIC-EnableIRQ-enables-only-one-interrupt-at-a-time/m-p/959904#M38032</guid>
      <dc:creator>haiomaio3</dc:creator>
      <dc:date>2019-09-24T08:26:07Z</dc:date>
    </item>
  </channel>
</rss>

