<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollersのトピックwhat are the actual memory ranges for the dynamic chips selects?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949243#M37716</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the LPC546xx user manual, in table 634, address ranges for the different chip select pins are listed.&amp;nbsp; But, the address ranges for at least the dynamic cs's are first not big enough for the range listed.&amp;nbsp; second, they do not match what is shared in LPC54608.h:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/** EMC CS base address */&lt;BR /&gt;#define EMC_CS0_BASE (0x80000000u)&lt;BR /&gt;#define EMC_CS1_BASE (0x90000000u)&lt;BR /&gt;#define EMC_CS2_BASE (0x98000000u)&lt;BR /&gt;#define EMC_CS3_BASE (0x9C000000u)&lt;BR /&gt;#define EMC_DYCS0_BASE (0xA0000000u)&lt;BR /&gt;#define EMC_DYCS1_BASE (0xB0000000u)&lt;BR /&gt;#define EMC_DYCS2_BASE (0xC0000000u)&lt;BR /&gt;#define EMC_DYCS3_BASE (0xD0000000u)&lt;BR /&gt;#define EMC_CS_ADDRESS {EMC_CS0_BASE, EMC_CS1_BASE, EMC_CS2_BASE, EMC_CS3_BASE}&lt;BR /&gt;#define EMC_DYCS_ADDRESS {EMC_DYCS0_BASE, EMC_DYCS1_BASE, EMC_DYCS2_BASE, EMC_DYCS3_BASE}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and the UM:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/84390i2197721EFB0A4E5A/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 20 Sep 2019 10:35:13 GMT</pubDate>
    <dc:creator>eileen_radzwion</dc:creator>
    <dc:date>2019-09-20T10:35:13Z</dc:date>
    <item>
      <title>what are the actual memory ranges for the dynamic chips selects?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949243#M37716</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the LPC546xx user manual, in table 634, address ranges for the different chip select pins are listed.&amp;nbsp; But, the address ranges for at least the dynamic cs's are first not big enough for the range listed.&amp;nbsp; second, they do not match what is shared in LPC54608.h:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/** EMC CS base address */&lt;BR /&gt;#define EMC_CS0_BASE (0x80000000u)&lt;BR /&gt;#define EMC_CS1_BASE (0x90000000u)&lt;BR /&gt;#define EMC_CS2_BASE (0x98000000u)&lt;BR /&gt;#define EMC_CS3_BASE (0x9C000000u)&lt;BR /&gt;#define EMC_DYCS0_BASE (0xA0000000u)&lt;BR /&gt;#define EMC_DYCS1_BASE (0xB0000000u)&lt;BR /&gt;#define EMC_DYCS2_BASE (0xC0000000u)&lt;BR /&gt;#define EMC_DYCS3_BASE (0xD0000000u)&lt;BR /&gt;#define EMC_CS_ADDRESS {EMC_CS0_BASE, EMC_CS1_BASE, EMC_CS2_BASE, EMC_CS3_BASE}&lt;BR /&gt;#define EMC_DYCS_ADDRESS {EMC_DYCS0_BASE, EMC_DYCS1_BASE, EMC_DYCS2_BASE, EMC_DYCS3_BASE}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and the UM:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/84390i2197721EFB0A4E5A/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Sep 2019 10:35:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949243#M37716</guid>
      <dc:creator>eileen_radzwion</dc:creator>
      <dc:date>2019-09-20T10:35:13Z</dc:date>
    </item>
    <item>
      <title>Re: what are the actual memory ranges for the dynamic chips selects?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949244#M37717</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="336308" data-username="eileen.radzwion@ie.abb.com" href="https://community.nxp.com/people/eileen.radzwion@ie.abb.com"&gt;Eileen Radzwion&lt;/A&gt;&lt;/P&gt;&lt;P&gt;Thank you for your interest in NXP Semiconductor products and&lt;BR /&gt;for the opportunity to serve you.&lt;BR /&gt;As you mention out, there's some errors and contradictions in the memory mapping, I'll contact the AE for checking and reply you later.&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Sep 2019 01:51:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949244#M37717</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-09-23T01:51:59Z</dc:date>
    </item>
    <item>
      <title>Re: what are the actual memory ranges for the dynamic chips selects?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949245#M37718</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jeremy, is there any update on this?&lt;/P&gt;&lt;P&gt;thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 Sep 2019 09:53:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949245#M37718</guid>
      <dc:creator>eileen_radzwion</dc:creator>
      <dc:date>2019-09-25T09:53:14Z</dc:date>
    </item>
    <item>
      <title>Re: what are the actual memory ranges for the dynamic chips selects?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949246#M37719</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-containerid="-1" data-containertype="-1" data-content-finding="Community" data-objectid="336308" data-objecttype="3" href="https://community.nxp.com/people/eileen.radzwion@ie.abb.com"&gt;Eileen Radzwion&lt;/A&gt;&lt;/P&gt;&lt;P&gt;The AE team has confirmed these errors, however, I'm still waiting for their conclusion about correct EMC memory mapping.&lt;BR /&gt;Please be patient, thanks.&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 26 Sep 2019 02:00:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949246#M37719</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-09-26T02:00:14Z</dc:date>
    </item>
    <item>
      <title>Re: what are the actual memory ranges for the dynamic chips selects?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949247#M37720</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Hi &lt;A _jive_internal="true" data-containerid="-1" data-containertype="-1" data-content-finding="Community" data-objectid="336308" data-objecttype="3" href="https://community.nxp.com/people/eileen.radzwion@ie.abb.com"&gt;Eileen Radzwion&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;According to the AE's reply, the head file: LPC54608.h is correct, so the correct memory mapping is illustrated below.&lt;/P&gt;&lt;P&gt;Hope this is clear.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/82851i3F9ADB727990E08E/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 27 Sep 2019 02:02:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/what-are-the-actual-memory-ranges-for-the-dynamic-chips-selects/m-p/949247#M37720</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-09-27T02:02:19Z</dc:date>
    </item>
  </channel>
</rss>

