LPC546XX ADC Peripheral Clock Frequency

guitardenver — Thu, 16 May 2019 16:38:07 GMT

I have a question about the LPC546 MCU.

The datasheet says the max ADC clock frequency is 80MHz.

"In the synchronous operating mode, this ADC clock is derived from the system clock.
In this mode, a programmable divider is included to scale the system clock to the
maximum ADC clock rate of 80 MHz."

Question:
1) Can the input to the ADC CLOCK DIVIDER be 180MHz since my pll_clk is? Or does the 80MHz limit apply to both before and after that divider block?

Re: LPC546XX ADC Peripheral Clock Frequency

soledad — Fri, 17 May 2019 17:18:37 GMT

Hi,

The ADC clock is based on the output of the ADC clock divider ADCCLKSEL in the SYSCON block. The maximum ADC clock frequency must not exceed 80 MHz.

Have a great day,
Sol

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

LPC Microcontrollers中的主题 LPC546XX ADC Peripheral Clock Frequency

LPC546XX ADC Peripheral Clock Frequency

Re: LPC546XX ADC Peripheral Clock Frequency