<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 Re: How does the M4F core boot the M0+ core</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887718#M35564</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chen,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chip_CPU_CM0Boot() is defined in library file syscon_5411x.c. The function of it is to setup M0+ boot (Set up M0+ stack and boot location) and reset M0+ core. I extract them as below:&lt;/P&gt;&lt;PRE class="language-c line-numbers"&gt;&lt;CODE&gt;&lt;SPAN class="comment token"&gt;/* Setup M0+ boot and reset M0+ core */&lt;/SPAN&gt;
&lt;SPAN class="keyword token"&gt;void&lt;/SPAN&gt; &lt;SPAN class="token function"&gt;Chip_CPU_CM0Boot&lt;/SPAN&gt;&lt;SPAN class="punctuation token"&gt;(&lt;/SPAN&gt;uint32_t &lt;SPAN class="operator token"&gt;*&lt;/SPAN&gt;coentry&lt;SPAN class="punctuation token"&gt;,&lt;/SPAN&gt; uint32_t &lt;SPAN class="operator token"&gt;*&lt;/SPAN&gt;costackptr&lt;SPAN class="punctuation token"&gt;)&lt;/SPAN&gt;
&lt;SPAN class="punctuation token"&gt;{&lt;/SPAN&gt;
&lt;SPAN class="property macro token"&gt;#define M0_STACK_REG  (*(volatile uint32_t *)&lt;/SPAN&gt;
    uint32_t temp&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    &lt;SPAN class="comment token"&gt;/* Setup M0+ stack and M0+ boot location */&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPSTACK &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; &lt;SPAN class="punctuation token"&gt;(&lt;/SPAN&gt;uint32_t&lt;SPAN class="punctuation token"&gt;)&lt;/SPAN&gt; costackptr&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPBOOT &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt;  &lt;SPAN class="punctuation token"&gt;(&lt;/SPAN&gt;uint32_t&lt;SPAN class="punctuation token"&gt;)&lt;/SPAN&gt; coentry&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    temp &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPUCTRL &lt;SPAN class="operator token"&gt;|&lt;/SPAN&gt; CPUCTRL_SETMASK &lt;SPAN class="operator token"&gt;|&lt;/SPAN&gt; MC_CM0_CLK_ENABLE&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    &lt;SPAN class="comment token"&gt;/* Enable M0+ clocking with reset asserted */&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPUCTRL &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; temp &lt;SPAN class="operator token"&gt;|&lt;/SPAN&gt; MC_CM0_RESET_ENABLE&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    &lt;SPAN class="comment token"&gt;/* De-assert reset on M0+ */&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPUCTRL &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; temp&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;
&lt;SPAN class="punctuation token"&gt;}&lt;/SPAN&gt;‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍&lt;SPAN class="line-numbers-rows"&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/CODE&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jun Zhang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Mar 2019 06:44:09 GMT</pubDate>
    <dc:creator>ZhangJennie</dc:creator>
    <dc:date>2019-03-15T06:44:09Z</dc:date>
    <item>
      <title>How does the M4F core boot the M0+ core</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887715#M35561</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Since there are 2 cores in LPC54114,&amp;nbsp;I want to know how the M4&amp;nbsp;boot&amp;nbsp;the M0 core in the chip. Every documents I found did not say anything&amp;nbsp;specifically&amp;nbsp;about this step.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Besides, I am using LPCOpen library, when I try to open the function:&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;Chip_CPU_CM0Boot( uint32_t *coentry uint32_t *costackptr)&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;I can only find&amp;nbsp;the declaration in the header file. I don't know its implementation. Where can&amp;nbsp; I find it?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Mar 2019 08:27:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887715#M35561</guid>
      <dc:creator>da_chen</dc:creator>
      <dc:date>2019-03-12T08:27:29Z</dc:date>
    </item>
    <item>
      <title>Re: How does the M4F core wake up the M0+ core</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887716#M35562</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chen,&lt;/P&gt;&lt;P&gt;What do you mean "wake up M0+ core"? do you mean boot M0+ core from M4 core ?&lt;/P&gt;&lt;P&gt;or&lt;/P&gt;&lt;P&gt;M0+ core is in low power mode, you need wake it up?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a nice day,&lt;/P&gt;&lt;P&gt;Jun Zhang&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 13 Mar 2019 10:04:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887716#M35562</guid>
      <dc:creator>ZhangJennie</dc:creator>
      <dc:date>2019-03-13T10:04:31Z</dc:date>
    </item>
    <item>
      <title>Re: How does the M4F core wake up the M0+ core</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887717#M35563</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I mean boot M0+ core. I've change the description of the question. Thx.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Mar 2019 02:20:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887717#M35563</guid>
      <dc:creator>da_chen</dc:creator>
      <dc:date>2019-03-14T02:20:58Z</dc:date>
    </item>
    <item>
      <title>Re: How does the M4F core boot the M0+ core</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887718#M35564</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chen,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chip_CPU_CM0Boot() is defined in library file syscon_5411x.c. The function of it is to setup M0+ boot (Set up M0+ stack and boot location) and reset M0+ core. I extract them as below:&lt;/P&gt;&lt;PRE class="language-c line-numbers"&gt;&lt;CODE&gt;&lt;SPAN class="comment token"&gt;/* Setup M0+ boot and reset M0+ core */&lt;/SPAN&gt;
&lt;SPAN class="keyword token"&gt;void&lt;/SPAN&gt; &lt;SPAN class="token function"&gt;Chip_CPU_CM0Boot&lt;/SPAN&gt;&lt;SPAN class="punctuation token"&gt;(&lt;/SPAN&gt;uint32_t &lt;SPAN class="operator token"&gt;*&lt;/SPAN&gt;coentry&lt;SPAN class="punctuation token"&gt;,&lt;/SPAN&gt; uint32_t &lt;SPAN class="operator token"&gt;*&lt;/SPAN&gt;costackptr&lt;SPAN class="punctuation token"&gt;)&lt;/SPAN&gt;
&lt;SPAN class="punctuation token"&gt;{&lt;/SPAN&gt;
&lt;SPAN class="property macro token"&gt;#define M0_STACK_REG  (*(volatile uint32_t *)&lt;/SPAN&gt;
    uint32_t temp&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    &lt;SPAN class="comment token"&gt;/* Setup M0+ stack and M0+ boot location */&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPSTACK &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; &lt;SPAN class="punctuation token"&gt;(&lt;/SPAN&gt;uint32_t&lt;SPAN class="punctuation token"&gt;)&lt;/SPAN&gt; costackptr&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPBOOT &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt;  &lt;SPAN class="punctuation token"&gt;(&lt;/SPAN&gt;uint32_t&lt;SPAN class="punctuation token"&gt;)&lt;/SPAN&gt; coentry&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    temp &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPUCTRL &lt;SPAN class="operator token"&gt;|&lt;/SPAN&gt; CPUCTRL_SETMASK &lt;SPAN class="operator token"&gt;|&lt;/SPAN&gt; MC_CM0_CLK_ENABLE&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    &lt;SPAN class="comment token"&gt;/* Enable M0+ clocking with reset asserted */&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPUCTRL &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; temp &lt;SPAN class="operator token"&gt;|&lt;/SPAN&gt; MC_CM0_RESET_ENABLE&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;

    &lt;SPAN class="comment token"&gt;/* De-assert reset on M0+ */&lt;/SPAN&gt;
    LPC_SYSCON&lt;SPAN class="operator token"&gt;-&amp;gt;&lt;/SPAN&gt;CPUCTRL &lt;SPAN class="operator token"&gt;=&lt;/SPAN&gt; temp&lt;SPAN class="punctuation token"&gt;;&lt;/SPAN&gt;
&lt;SPAN class="punctuation token"&gt;}&lt;/SPAN&gt;‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍&lt;SPAN class="line-numbers-rows"&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;SPAN&gt;‍&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/CODE&gt;&lt;/PRE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Jun Zhang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-------------------------------------------------------------------------------&lt;BR /&gt;Note:&lt;BR /&gt;- If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt;-------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Mar 2019 06:44:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-does-the-M4F-core-boot-the-M0-core/m-p/887718#M35564</guid>
      <dc:creator>ZhangJennie</dc:creator>
      <dc:date>2019-03-15T06:44:09Z</dc:date>
    </item>
  </channel>
</rss>

