<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC17xx hardware design bug in DMA engine ?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520131#M3502</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 19 Jun 2016 01:08:13 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-19T01:08:13Z</dc:date>
    <item>
      <title>LPC17xx hardware design bug in DMA engine ?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520128#M3499</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by thedaz on Thu Apr 14 00:57:18 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;There have been multiple reports of the DMA failing to operate properly unless the target memory area lies in RAM2. The symptom is not visible during debugging but only when the controller is run standalone. So far NXP hasn't made a single attempt to explain why the DMA works reliably with RAM2 but not with the standard RAM area so the only conclusion left (for me) is that NXP is aware of a design bug doesn't want to admit.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:42:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520128#M3499</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:42:50Z</dc:date>
    </item>
    <item>
      <title>Re: LPC17xx hardware design bug in DMA engine ?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520129#M3500</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by rocketdawg on Thu Apr 14 06:51:00 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Nah,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP is pretty good at publishing errata.&amp;nbsp; They have little reason to deliberately hinder their customers. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;They probably have not yet qualified and verified under what circumstances the issue appears.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;you want to see some messed up parts, just look at the errata for some MIPS based hardware !!!&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:42:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520129#M3500</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:42:51Z</dc:date>
    </item>
    <item>
      <title>Re: LPC17xx hardware design bug in DMA engine ?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520130#M3501</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by thedaz on Fri Apr 15 01:00:16 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;As long as there's not even a response from NXP they're not better.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:42:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520130#M3501</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:42:52Z</dc:date>
    </item>
    <item>
      <title>Re: LPC17xx hardware design bug in DMA engine ?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520131#M3502</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 19 Jun 2016 01:08:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC17xx-hardware-design-bug-in-DMA-engine/m-p/520131#M3502</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-19T01:08:13Z</dc:date>
    </item>
  </channel>
</rss>

