<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC804 memory usage in functional-safety design</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC804-memory-usage-in-functional-safety-design/m-p/862615#M34362</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="334689" data-username="johan.forslof@incellint.com" href="https://community.nxp.com/people/johan.forslof@incellint.com"&gt;Johan Forslöf&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;1. How can we verify the integrity of the mask ROM code? Alternatively, is it possible to avoid ROM code usage after boot by directly programming the NVM and FRO?&lt;BR /&gt;-- No, I'm afraid not, the ROM code always starts firstly.&lt;BR /&gt;2) 2. Section 4.3.7.3 of UM11065 (rev 1.3, page 21) declares the ROM IAP calls as only using the top 4 bytes of RAM and unlike ISP does not mention stack usage. Conversely, section 4.5.17 (rev 1.3, page 34) states that 32-bytes of RAM are used. In an experiment, 140 bytes of stack space was used in IAP programming. What is the maximum memory usage of IAP programming?&lt;BR /&gt;-- Yes, it's a bit confusing, 32-bytes RAM space is enough to satisfy a requirement of executing an ISP command.&lt;BR /&gt;3. We would like to use the FLASH ECC correction as a declared measure for invariable memory errors. How can we show the correct functioning of the error correction mechanism?&lt;BR /&gt;-- The operation of the ECC is transparent to the running application, this operation is automatical executed during any flash operations.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this is clear.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 28 Jan 2019 02:47:38 GMT</pubDate>
    <dc:creator>jeremyzhou</dc:creator>
    <dc:date>2019-01-28T02:47:38Z</dc:date>
    <item>
      <title>LPC804 memory usage in functional-safety design</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC804-memory-usage-in-functional-safety-design/m-p/862614#M34361</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Our design&amp;nbsp;employs a LPC804&amp;nbsp;microcontroller within&amp;nbsp;a functional-safety system. This raises a couple of low-level questions related to the behavior of the (to us) opaque ROM code and memory integrity.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1. How can we verify the integrity of the&amp;nbsp;mask ROM code? Alternatively, is it possible to avoid ROM code usage after&amp;nbsp;boot by directly programming the&amp;nbsp;NVM and FRO?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;2.&amp;nbsp;Section 4.3.7.3 of UM11065 (rev 1.3, page 21) declares the ROM IAP calls&amp;nbsp;as only using the top 4 bytes of RAM and&amp;nbsp;unlike ISP does not&amp;nbsp;mention stack usage. Conversely, section 4.5.17 (rev 1.3, page 34) states that 32-bytes of RAM&amp;nbsp;are used. In&amp;nbsp;an experiment&amp;nbsp;140 bytes of stack space was used in IAP programming. What is the maximum memory usage of IAP programming?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3. We would like to use the FLASH ECC correction as a declared measure for&amp;nbsp;invariable memory errors.&amp;nbsp;How can we show the correct functioning of the error correction&amp;nbsp;mechanism?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 25 Jan 2019 13:41:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC804-memory-usage-in-functional-safety-design/m-p/862614#M34361</guid>
      <dc:creator>johan_forslof</dc:creator>
      <dc:date>2019-01-25T13:41:08Z</dc:date>
    </item>
    <item>
      <title>Re: LPC804 memory usage in functional-safety design</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC804-memory-usage-in-functional-safety-design/m-p/862615#M34362</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="334689" data-username="johan.forslof@incellint.com" href="https://community.nxp.com/people/johan.forslof@incellint.com"&gt;Johan Forslöf&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;Thank you for your interest in NXP Semiconductor products and for the opportunity to serve you.&lt;BR /&gt;1. How can we verify the integrity of the mask ROM code? Alternatively, is it possible to avoid ROM code usage after boot by directly programming the NVM and FRO?&lt;BR /&gt;-- No, I'm afraid not, the ROM code always starts firstly.&lt;BR /&gt;2) 2. Section 4.3.7.3 of UM11065 (rev 1.3, page 21) declares the ROM IAP calls as only using the top 4 bytes of RAM and unlike ISP does not mention stack usage. Conversely, section 4.5.17 (rev 1.3, page 34) states that 32-bytes of RAM are used. In an experiment, 140 bytes of stack space was used in IAP programming. What is the maximum memory usage of IAP programming?&lt;BR /&gt;-- Yes, it's a bit confusing, 32-bytes RAM space is enough to satisfy a requirement of executing an ISP command.&lt;BR /&gt;3. We would like to use the FLASH ECC correction as a declared measure for invariable memory errors. How can we show the correct functioning of the error correction mechanism?&lt;BR /&gt;-- The operation of the ECC is transparent to the running application, this operation is automatical executed during any flash operations.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this is clear.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Jan 2019 02:47:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC804-memory-usage-in-functional-safety-design/m-p/862615#M34362</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2019-01-28T02:47:38Z</dc:date>
    </item>
  </channel>
</rss>

