<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC55S69 DMA Channel Chain Example</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860857#M34262</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A _jive_internal="true" class="" data-content-finding="Community" data-userid="334047" data-username="andrew.lonsdale@stormpace.com" href="https://community.nxp.com/people/andrew.lonsdale@stormpace.com"&gt;Charles Lonsdale&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;Thanks for your sharing, I agree with you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Alice&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 19 Mar 2019 06:18:43 GMT</pubDate>
    <dc:creator>Alice_Yang</dc:creator>
    <dc:date>2019-03-19T06:18:43Z</dc:date>
    <item>
      <title>LPC55S69 DMA Channel Chain Example</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860856#M34261</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have been trying to understand how to configure the InputMux to chain DMA's using the DMA Channel Chain Example, and I have come to the conclusion that the example doesn't quite do what it says in the readme.txt.&lt;/P&gt;&lt;P&gt;The original configuration for the input mux is:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;#define DEMO_DMA_CHANNEL_TRIGGER_INPUT0 kINPUTMUX_Otrig0ToDma0&lt;BR /&gt;#define DEMO_DMA_CHANNEL_TRIGGER_OUTPUT0 kINPUTMUX_Dma0Hash0TxTrigoutToTriginChannels&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; INPUTMUX_Init(INPUTMUX);&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; INPUTMUX_AttachSignal(INPUTMUX, DEMO_DMA_CHANNEL2, DEMO_DMA_CHANNEL_TRIGGER_INPUT0);&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; INPUTMUX_AttachSignal(INPUTMUX, DEMO_DMA_CHANNEL1, DEMO_DMA_CHANNEL_TRIGGER_INPUT0);&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; INPUTMUX_AttachSignal(INPUTMUX, 0, DEMO_DMA_CHANNEL_TRIGGER_OUTPUT0);&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; INPUTMUX_AttachSignal(INPUTMUX, DEMO_DMA_CHANNEL0, DEMO_DMA_CHANNEL_TRIGGER_INPUT0);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think that the completion of DMA channel 0 triggers DMA channels 1, 2 and the second transfer of DMA channel 0, rather than the completion of DMA channel1 causing the second descriptor of DMA channel 0 to execute (as suggested in the readme).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have changed the inputmux configuration as follows:&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;#define DEMO_DMA_CHANNEL1 1&lt;BR /&gt;#define DEMO_DMA_CHANNEL0 0&lt;BR /&gt;#define DEMO_DMA_CHANNEL2 2&lt;BR /&gt;#define DEMO_DMA_CHANNEL_TRIGGER_INPUT0 kINPUTMUX_Otrig0ToDma0&lt;BR /&gt;#define DEMO_DMA_CHANNEL_TRIGGER_INPUT1 kINPUTMUX_Otrig1ToDma0&lt;BR /&gt;#define OTRIG0 0&lt;BR /&gt;#define OTRIG0 1&lt;BR /&gt;#define DEMO_DMA_CHANNEL_TRIGGER_OUTPUT0 ((DMA0_OTRIG_INMUX0 &amp;lt;&amp;lt; PMUX_SHIFT) + DEMO_DMA_CHANNEL0)&lt;BR /&gt;#define DEMO_DMA_CHANNEL_TRIGGER_OUTPUT1 ((DMA0_OTRIG_INMUX0 &amp;lt;&amp;lt; PMUX_SHIFT) + DEMO_DMA_CHANNEL1)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;INPUTMUX_Init(INPUTMUX);&lt;BR /&gt; INPUTMUX_AttachSignal(INPUTMUX, DEMO_DMA_CHANNEL2, DEMO_DMA_CHANNEL_TRIGGER_INPUT0);&lt;BR /&gt; INPUTMUX_AttachSignal(INPUTMUX, DEMO_DMA_CHANNEL1, DEMO_DMA_CHANNEL_TRIGGER_INPUT0);&lt;BR /&gt; INPUTMUX_AttachSignal(INPUTMUX, OTRIG0, DEMO_DMA_CHANNEL_TRIGGER_OUTPUT0);&lt;BR /&gt; INPUTMUX_AttachSignal(INPUTMUX, OTRIG1, DEMO_DMA_CHANNEL_TRIGGER_OUTPUT1);&lt;BR /&gt; INPUTMUX_AttachSignal(INPUTMUX, DEMO_DMA_CHANNEL0, DEMO_DMA_CHANNEL_TRIGGER_INPUT1);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think this more clearly shows how to configure the example as per the readme. If I have it wrong, please comment.&lt;/P&gt;&lt;P&gt;Hope this helps someone.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Charles&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Mar 2019 15:25:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860856#M34261</guid>
      <dc:creator>andrew_lonsdale</dc:creator>
      <dc:date>2019-03-15T15:25:13Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69 DMA Channel Chain Example</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860857#M34262</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A _jive_internal="true" class="" data-content-finding="Community" data-userid="334047" data-username="andrew.lonsdale@stormpace.com" href="https://community.nxp.com/people/andrew.lonsdale@stormpace.com"&gt;Charles Lonsdale&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;Thanks for your sharing, I agree with you.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Alice&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Mar 2019 06:18:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860857#M34262</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2019-03-19T06:18:43Z</dc:date>
    </item>
    <item>
      <title>Re: LPC55S69 DMA Channel Chain Example</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860858#M34263</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Alice,&lt;/P&gt;&lt;P&gt;Thanks for checking it over and confirming.&lt;/P&gt;&lt;P&gt;Kind regards&lt;/P&gt;&lt;P&gt;Charles&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Mar 2019 09:00:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC55S69-DMA-Channel-Chain-Example/m-p/860858#M34263</guid>
      <dc:creator>andrew_lonsdale</dc:creator>
      <dc:date>2019-03-19T09:00:17Z</dc:date>
    </item>
  </channel>
</rss>

