<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC1768 FIFOLVL register in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519863#M3378</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by embd02161991 on Fri Jul 25 13:57:00 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The UART FIFOLVL register does not work.&amp;nbsp; It is not reliable to read the register values and was thus removed from the user manual.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP Technical Support&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 17:40:21 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T17:40:21Z</dc:date>
    <item>
      <title>LPC1768 FIFOLVL register</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519862#M3377</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kiryat8 on Thu Jul 24 03:41:02 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I am having a erratic UART1 problem that may mean that nothing is being sent by my algorithm.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I wanted to recheck my code and I opened the new user manual UM10360 Rev. 3.1 — 2 April 2014 and could not find the FIFOLVL that I use to check if I can insert more bytes into the uart.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I did find that statement that the register was removed!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;STRONG&gt;UART0/1/2/3: FIFOLVL register removed&lt;/STRONG&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I searched the forum and found this thread but I am not certain that it applies to the LPC1768 and the LPC1756, the two chips we use.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fforum%2Fcant-get-uart-tx-fifo-to-work" rel="nofollow" target="_blank"&gt;http://www.lpcware.com/content/forum/cant-get-uart-tx-fifo-to-work&lt;/A&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I also check the errata pdf but found nothing.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Could anyone at NXP please write if I can safely read the FIFOLVL register reliably on the LPC1768 and the LPC1756.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Are there differences between code dies?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you very much.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;David Kaplan&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:40:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519862#M3377</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:40:20Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1768 FIFOLVL register</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519863#M3378</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by embd02161991 on Fri Jul 25 13:57:00 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The UART FIFOLVL register does not work.&amp;nbsp; It is not reliable to read the register values and was thus removed from the user manual.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP Technical Support&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:40:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519863#M3378</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:40:21Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1768 FIFOLVL register</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519864#M3379</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kiryat8 on Sun Jul 27 00:17:48 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;OK I will remove using the UART FIFOLVL register from my code.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;When I get a THRE interrupt, can I use THRE in U1LSR and be assured that it is '1' that I can write another 16 bytes to the U1THR register refilling the TX FIFO?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt; Thank You&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:40:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1768-FIFOLVL-register/m-p/519864#M3379</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:40:21Z</dc:date>
    </item>
  </channel>
</rss>

