<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: SRAM Allocation</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519820#M3356</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by R2D2 on Sat May 28 00:07:13 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;FAQ Search:&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.lpcware.com%2Fcontent%2Ffaq%2Flpcxpresso%2Fdata-different-ram-blocks" rel="nofollow" target="_blank"&gt;https://www.lpcware.com/content/faq/lpcxpresso/data-different-ram-blocks&lt;/A&gt;&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 17:41:58 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T17:41:58Z</dc:date>
    <item>
      <title>SRAM Allocation</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519819#M3355</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by djtilava on Fri May 27 21:16:59 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I am using LPC1764 with LPC xpresso IDE 8.1.0_597 for making Serial to ethernet converter. In LPC1764 there are two sections of SRAM. My question is that HOW can i use second SRAM (from Mem location 0x20000000)?? Whether it is automatically access when local SRAm is full or we have to pointed to AHB SRAM to access it? Or how can i directly put my variables in AHB ram during Run time?&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:41:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519819#M3355</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:41:57Z</dc:date>
    </item>
    <item>
      <title>Re: SRAM Allocation</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519820#M3356</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by R2D2 on Sat May 28 00:07:13 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;FAQ Search:&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.lpcware.com%2Fcontent%2Ffaq%2Flpcxpresso%2Fdata-different-ram-blocks" rel="nofollow" target="_blank"&gt;https://www.lpcware.com/content/faq/lpcxpresso/data-different-ram-blocks&lt;/A&gt;&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:41:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519820#M3356</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:41:58Z</dc:date>
    </item>
    <item>
      <title>Re: SRAM Allocation</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519821#M3357</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 19 Jun 2016 01:11:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SRAM-Allocation/m-p/519821#M3357</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-19T01:11:58Z</dc:date>
    </item>
  </channel>
</rss>

