<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックHow to configure LPC43xx PLL0AUDIO frequency</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-configure-LPC43xx-PLL0AUDIO-frequency/m-p/809160#M32490</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using om13088 development board, and try to configure clk0-pll0audio clock to 512fs where fs is 48kHz.&lt;/P&gt;&lt;P&gt;I am follow here to setup pll.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/user-guide/UM10503.pdf" title="https://www.nxp.com/docs/en/user-guide/UM10503.pdf"&gt;https://www.nxp.com/docs/en/user-guide/UM10503.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_4.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/67326i38E4AFE38CFBC240/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Here is my configuration in board.c&lt;/P&gt;&lt;P&gt;static const CGU_USBAUDIO_PLL_SETUP_T audioPLLSetup = {&lt;BR /&gt; 0x0000601D,&amp;nbsp;&lt;BR /&gt; 0x0 ,&lt;/P&gt;&lt;P&gt;0x0000201d ,&lt;BR /&gt; 0x16872b,&amp;nbsp;&lt;BR /&gt; 24576000\&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chip_SCU_PinMuxSet (0x6, 0, (SCU_PINIO_FAST | SCU_MODE_FUNC4)); /* I2S0_RX_SCK */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x6, 1, (SCU_PINIO_FAST | SCU_MODE_FUNC3)); /* I2S0_RX_WS */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x3, 5, (SCU_PINIO_FAST | SCU_MODE_FUNC5)); /* I2S0_TX_SDA */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x3, 2, (SCU_PINIO_FAST | SCU_MODE_FUNC1)); /* I2S0_RX_SDA */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x3, 1, (SCU_PINIO_FAST | SCU_MODE_FUNC0)); /* I2S0_TX_WS */&lt;BR /&gt; /* set clk0 function to CLKOUT and clk0 is connected to PLL0-AUDIO */&lt;BR /&gt; Chip_SCU_ClockPinMuxSet(0,(SCU_MODE_FUNC1|SCU_MODE_INACT));&lt;BR /&gt; /* Setup base clock for CLKOUT */&lt;BR /&gt; Chip_Clock_SetupPLL(CLKIN_IRC, CGU_AUDIO_PLL, &amp;amp;audioPLLSetup);&lt;BR /&gt; Chip_Clock_EnablePLL(CGU_AUDIO_PLL);&lt;BR /&gt; Chip_Clock_SetBaseClock(CLK_BASE_OUT, CLKIN_AUDIOPLL, false, false);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The output frequency with above setting is 48Mhz&lt;/P&gt;&lt;P&gt;Dose anyone have ideas about how to set pll0audio?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;Sam&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 21 Aug 2018 09:27:44 GMT</pubDate>
    <dc:creator>samchen_tw</dc:creator>
    <dc:date>2018-08-21T09:27:44Z</dc:date>
    <item>
      <title>How to configure LPC43xx PLL0AUDIO frequency</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-configure-LPC43xx-PLL0AUDIO-frequency/m-p/809160#M32490</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using om13088 development board, and try to configure clk0-pll0audio clock to 512fs where fs is 48kHz.&lt;/P&gt;&lt;P&gt;I am follow here to setup pll.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/user-guide/UM10503.pdf" title="https://www.nxp.com/docs/en/user-guide/UM10503.pdf"&gt;https://www.nxp.com/docs/en/user-guide/UM10503.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_4.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/67326i38E4AFE38CFBC240/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_4.png" alt="pastedImage_4.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Here is my configuration in board.c&lt;/P&gt;&lt;P&gt;static const CGU_USBAUDIO_PLL_SETUP_T audioPLLSetup = {&lt;BR /&gt; 0x0000601D,&amp;nbsp;&lt;BR /&gt; 0x0 ,&lt;/P&gt;&lt;P&gt;0x0000201d ,&lt;BR /&gt; 0x16872b,&amp;nbsp;&lt;BR /&gt; 24576000\&lt;BR /&gt;};&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chip_SCU_PinMuxSet (0x6, 0, (SCU_PINIO_FAST | SCU_MODE_FUNC4)); /* I2S0_RX_SCK */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x6, 1, (SCU_PINIO_FAST | SCU_MODE_FUNC3)); /* I2S0_RX_WS */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x3, 5, (SCU_PINIO_FAST | SCU_MODE_FUNC5)); /* I2S0_TX_SDA */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x3, 2, (SCU_PINIO_FAST | SCU_MODE_FUNC1)); /* I2S0_RX_SDA */&lt;BR /&gt; Chip_SCU_PinMuxSet (0x3, 1, (SCU_PINIO_FAST | SCU_MODE_FUNC0)); /* I2S0_TX_WS */&lt;BR /&gt; /* set clk0 function to CLKOUT and clk0 is connected to PLL0-AUDIO */&lt;BR /&gt; Chip_SCU_ClockPinMuxSet(0,(SCU_MODE_FUNC1|SCU_MODE_INACT));&lt;BR /&gt; /* Setup base clock for CLKOUT */&lt;BR /&gt; Chip_Clock_SetupPLL(CLKIN_IRC, CGU_AUDIO_PLL, &amp;amp;audioPLLSetup);&lt;BR /&gt; Chip_Clock_EnablePLL(CGU_AUDIO_PLL);&lt;BR /&gt; Chip_Clock_SetBaseClock(CLK_BASE_OUT, CLKIN_AUDIOPLL, false, false);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The output frequency with above setting is 48Mhz&lt;/P&gt;&lt;P&gt;Dose anyone have ideas about how to set pll0audio?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;Sam&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Aug 2018 09:27:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-configure-LPC43xx-PLL0AUDIO-frequency/m-p/809160#M32490</guid>
      <dc:creator>samchen_tw</dc:creator>
      <dc:date>2018-08-21T09:27:44Z</dc:date>
    </item>
    <item>
      <title>Re: How to configure LPC43xx PLL0AUDIO frequency</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-configure-LPC43xx-PLL0AUDIO-frequency/m-p/809161#M32491</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can use the Audio PLL settings calculation tool please check the following link:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-334651"&gt;Audio PLL settings calculation tool.zip&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In addition check the following link:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/420709"&gt;PLL0 PDEC calculation&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Sol&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 06 Sep 2018 16:16:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/How-to-configure-LPC43xx-PLL0AUDIO-frequency/m-p/809161#M32491</guid>
      <dc:creator>soledad</dc:creator>
      <dc:date>2018-09-06T16:16:44Z</dc:date>
    </item>
  </channel>
</rss>

