<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Using LPC4370's HSADC + DMA + EMC SRAM in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Using-LPC4370-s-HSADC-DMA-EMC-SRAM/m-p/779950#M31393</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I need do 80MSPS ADC sampling and store at least 40ms data to external SRAM without missing any data. And finally find LPC4370, the 80MSPS internal ADC is &lt;SPAN&gt;attractive&lt;/SPAN&gt;. But I'm not very familiar with LPC's parts, and I have some doubts:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Does LPC4370 support DMA from HSADC to external SRAM?&lt;/LI&gt;&lt;LI&gt;Because the big chunk of data, I need at least two SRAM chip, so the address of the DMA destination is not&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;continuous, may the 'Scatter or gather DMA' feature of LPC4370's solve this problem?&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/LI&gt;&lt;LI&gt;It seems the maximum DMA transfer size is only 4095, so I may split my transfer to multiple DMA xfr? If so, any good suggestions to avoid ADC FIFO overflowing?&lt;/LI&gt;&lt;LI&gt;Can LPC4370 afford such a high bus load?&amp;nbsp;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any suggestions are appreciated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 13 Jun 2018 11:59:40 GMT</pubDate>
    <dc:creator>diverger</dc:creator>
    <dc:date>2018-06-13T11:59:40Z</dc:date>
    <item>
      <title>Using LPC4370's HSADC + DMA + EMC SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Using-LPC4370-s-HSADC-DMA-EMC-SRAM/m-p/779950#M31393</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I need do 80MSPS ADC sampling and store at least 40ms data to external SRAM without missing any data. And finally find LPC4370, the 80MSPS internal ADC is &lt;SPAN&gt;attractive&lt;/SPAN&gt;. But I'm not very familiar with LPC's parts, and I have some doubts:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Does LPC4370 support DMA from HSADC to external SRAM?&lt;/LI&gt;&lt;LI&gt;Because the big chunk of data, I need at least two SRAM chip, so the address of the DMA destination is not&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;continuous, may the 'Scatter or gather DMA' feature of LPC4370's solve this problem?&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/LI&gt;&lt;LI&gt;It seems the maximum DMA transfer size is only 4095, so I may split my transfer to multiple DMA xfr? If so, any good suggestions to avoid ADC FIFO overflowing?&lt;/LI&gt;&lt;LI&gt;Can LPC4370 afford such a high bus load?&amp;nbsp;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any suggestions are appreciated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 13 Jun 2018 11:59:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Using-LPC4370-s-HSADC-DMA-EMC-SRAM/m-p/779950#M31393</guid>
      <dc:creator>diverger</dc:creator>
      <dc:date>2018-06-13T11:59:40Z</dc:date>
    </item>
    <item>
      <title>Re: Using LPC4370's HSADC + DMA + EMC SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Using-LPC4370-s-HSADC-DMA-EMC-SRAM/m-p/779951#M31394</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="320336" data-username="diverger" href="https://community.nxp.com/people/diverger"&gt;Hua Zhang&lt;/A&gt;,&lt;/P&gt;&lt;DIV style="white-space: pre-wrap; line-height: 1.5; text-align: left; font-size: 14px;"&gt;&lt;SPAN style="background-color: #ffffff;"&gt;Thank you for your interest in NXP Semiconductor products and&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; line-height: 1.5; text-align: left; font-size: 14px;"&gt;&lt;SPAN style="background-color: #ffffff;"&gt;the opportunity to serve you.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;OL&gt;&lt;LI style="white-space: pre-wrap; line-height: 1.5; text-align: left; font-size: 14px;"&gt;&lt;SPAN style="background-color: #ffffff;"&gt;Does LPC4370 support DMA from HSADC to external SRAM?&lt;/SPAN&gt;&lt;SPAN style="background-color: #ffffff;"&gt;Yes, it does.&lt;/SPAN&gt;&lt;/LI&gt;&lt;LI style="white-space: pre-wrap; line-height: 1.5; text-align: left; font-size: 14px;"&gt;&lt;SPAN style="background-color: #ffffff;"&gt;Because the big chunk of data, I need at least two SRAM chip, so the address of the DMA destination is not&lt;/SPAN&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;continuous, may the 'Scatter or gather DMA' feature of LPC4370's solve this problem?&lt;/DIV&gt;&lt;DIV class=""&gt;The Scatter or gather DMA function is capable of handling it.&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/LI&gt;&lt;LI style="white-space: pre-wrap; line-height: 1.5; text-align: left; font-size: 14px;"&gt;It seems the maximum DMA transfer size is only 4095, so I may split my transfer to multiple DMA xfr? If so, any good suggestions to avoid ADC FIFO overflowing?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;nbsp;Yes, and I'd like to suggest you reduce the FIFO level to avoid ADC FIFO overflowing in DMA implementation.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; 4. Can LPC4370 afford such a high bus load?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; I think so, and pleae giving a try.&lt;BR /&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 19 Jun 2018 01:59:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Using-LPC4370-s-HSADC-DMA-EMC-SRAM/m-p/779951#M31394</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2018-06-19T01:59:57Z</dc:date>
    </item>
  </channel>
</rss>

