<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: Mask vs disable interrupts</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770257#M30993</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;A little test that I've made can be described with next pseudocode lines:&lt;/P&gt;&lt;P&gt;--- Init UART0 and define int. routine ---&lt;BR /&gt;VICSWPrioMask &amp;amp;= ~(1&amp;lt;&amp;lt; VICVectPriority6); //mask&lt;BR /&gt;--- wait for (devel. board) key press --- &lt;BR /&gt;VICSWPrioMask |= (1&amp;lt;&amp;lt; VICVectPriority6); //unmask&lt;BR /&gt;while(1){}&lt;/P&gt;&lt;P&gt;After CPU RESET, processor is waiting for key to be pressed. Using terminal &lt;BR /&gt;program, I've sent single character from PC, after which I pressed the key.&lt;BR /&gt;When processor passes "unmask" part of code it branches to interrupt routine.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 29 Jan 2018 08:45:06 GMT</pubDate>
    <dc:creator>zorandjokic</dc:creator>
    <dc:date>2018-01-29T08:45:06Z</dc:date>
    <item>
      <title>Mask vs disable interrupts</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770255#M30991</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am working with LPC2378. I would like to mask (not disable) timer interrupt (10ms) during few instructions and than to unmusk it, so if timer interrupt happens during execution of those instructions, CPU would enter timer int. routine, after being unmasked.&lt;/P&gt;&lt;P&gt;Could it be done with this ARM device ? The same question regarding UARTs.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Dec 2017 17:23:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770255#M30991</guid>
      <dc:creator>zorandjokic</dc:creator>
      <dc:date>2017-12-06T17:23:46Z</dc:date>
    </item>
    <item>
      <title>Re: Mask vs disable interrupts</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770256#M30992</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="305137" data-username="zorandjokic" href="https://community.nxp.com/people/zorandjokic"&gt;Zoran Djokic&lt;/A&gt;,&lt;/P&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;Thank you for your interest in NXP Semiconductor products and&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;for the opportunity to serve you.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;1) Could it be done with this ARM device ?&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;ARM7 architecture doesn't seem to support to suspend the masked interrupt, then execute it after be unmasked.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;Hope this is clear.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 19 Jan 2018 06:10:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770256#M30992</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2018-01-19T06:10:42Z</dc:date>
    </item>
    <item>
      <title>Re: Mask vs disable interrupts</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770257#M30993</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;A little test that I've made can be described with next pseudocode lines:&lt;/P&gt;&lt;P&gt;--- Init UART0 and define int. routine ---&lt;BR /&gt;VICSWPrioMask &amp;amp;= ~(1&amp;lt;&amp;lt; VICVectPriority6); //mask&lt;BR /&gt;--- wait for (devel. board) key press --- &lt;BR /&gt;VICSWPrioMask |= (1&amp;lt;&amp;lt; VICVectPriority6); //unmask&lt;BR /&gt;while(1){}&lt;/P&gt;&lt;P&gt;After CPU RESET, processor is waiting for key to be pressed. Using terminal &lt;BR /&gt;program, I've sent single character from PC, after which I pressed the key.&lt;BR /&gt;When processor passes "unmask" part of code it branches to interrupt routine.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Jan 2018 08:45:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Mask-vs-disable-interrupts/m-p/770257#M30993</guid>
      <dc:creator>zorandjokic</dc:creator>
      <dc:date>2018-01-29T08:45:06Z</dc:date>
    </item>
  </channel>
</rss>

