<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Grouped External Interrupt in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Grouped-External-Interrupt/m-p/767084#M30867</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Cleon Brown,&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and &lt;BR /&gt;the opportunity to serve you.&lt;BR /&gt;Actually, I'm not clear on the below statement, and I was wondering if you can explain and show me the testing result.&lt;/P&gt;&lt;DIV&gt;&lt;SPAN style="text-decoration: underline; font-size: 15px;"&gt;&lt;EM&gt;&lt;STRONG&gt;however, if there is a bad input that pull any of the input low it prevents the microcontroller from getting additional interrupts on the remaining pins regardless of their state.&lt;/STRONG&gt;&lt;/EM&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN style="text-decoration: underline; font-size: 15px;"&gt;&lt;/SPAN&gt;Have a great day,&lt;/DIV&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 22 May 2018 02:49:47 GMT</pubDate>
    <dc:creator>jeremyzhou</dc:creator>
    <dc:date>2018-05-22T02:49:47Z</dc:date>
    <item>
      <title>Grouped External Interrupt</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Grouped-External-Interrupt/m-p/767083#M30866</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am using LPC1833 Gruop Interrupt, I have 16 external interrupt spread across 2 ports (port 5 and 2) grouped into in one group (GROUP 0). They are pullup resistors on all 16 inputs and it works fine; however, if there is a bad input that pull any of the input low it prevents the microcontroller from getting additional interrupts on the remaining pins regardless of their state.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;is this a limitation of the group interrupt?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please see code below:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;void Configure_GroupInt_GpIOs(void)&lt;BR /&gt;{&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;uint8_t i;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;for( i=0; i &amp;lt;= 15 ;i++ )&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;{&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;if(i == 7)&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;{&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, 5, 12);&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIOGP_SelectLowLevel (LPC_GPIOGROUP, 0, 5, 1 &amp;lt;&amp;lt; 12);&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIOGP_EnableGroupPins(LPC_GPIOGROUP, 0, 5, 1 &amp;lt;&amp;lt; 12);&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;}&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;else&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;{&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, 2, i);&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIOGP_SelectLowLevel (LPC_GPIOGROUP, 0, 2, 1 &amp;lt;&amp;lt; i);&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIOGP_EnableGroupPins(LPC_GPIOGROUP, 0, 2, 1 &amp;lt;&amp;lt; i); &lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;}&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;}&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIOGP_SelectOrMode(LPC_GPIOGROUP, 0);&lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;Chip_GPIOGP_SelectEdgeMode(LPC_GPIOGROUP, 0);&lt;BR /&gt; &lt;BR /&gt; &amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;/* Enable Group GPIO interrupt 0 */&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;NVIC_EnableIRQ(GINT0_IRQn);&lt;BR /&gt;}&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 May 2018 20:43:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Grouped-External-Interrupt/m-p/767083#M30866</guid>
      <dc:creator>cleonbrown</dc:creator>
      <dc:date>2018-05-17T20:43:29Z</dc:date>
    </item>
    <item>
      <title>Re: Grouped External Interrupt</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Grouped-External-Interrupt/m-p/767084#M30867</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Cleon Brown,&lt;BR /&gt;Thank you for your interest in NXP Semiconductor products and &lt;BR /&gt;the opportunity to serve you.&lt;BR /&gt;Actually, I'm not clear on the below statement, and I was wondering if you can explain and show me the testing result.&lt;/P&gt;&lt;DIV&gt;&lt;SPAN style="text-decoration: underline; font-size: 15px;"&gt;&lt;EM&gt;&lt;STRONG&gt;however, if there is a bad input that pull any of the input low it prevents the microcontroller from getting additional interrupts on the remaining pins regardless of their state.&lt;/STRONG&gt;&lt;/EM&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN style="text-decoration: underline; font-size: 15px;"&gt;&lt;/SPAN&gt;Have a great day,&lt;/DIV&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 May 2018 02:49:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Grouped-External-Interrupt/m-p/767084#M30867</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2018-05-22T02:49:47Z</dc:date>
    </item>
  </channel>
</rss>

