topic Re: Powering down Ethernet PHY breaks debugging [LPC4088] in LPC Microcontrollers

Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Tue, 20 Feb 2018 00:59:40 GMT

I need to power down the Ethernet PHY on my Embedded Artists' LPC4088QSB (QuickStart Board), in order to reduce the current draw. I've got some code which seems to do it, and reduces the current draw by (very) roughly 40 mA. But executing this code breaks debugging in a very strange way.

I'm using Mbed OS 5.7.5 in MCUXpresso. I describe further below how to check out and setup the project. But first I detail the issue.

Here is my test code where I demonstrate the issue:

GitHub - bmcdonnell-ionx/eth-dbg-issue

Is this the right way to power down the PHY? Why is it breaking debugging, and how can I fix it? Details follow.

Problem Description

The problem goes like this:

Once phy_write(PHY_REG_BMCR, PHY_BMCR_PWR_DOWN); is called in main.cpp, and then after a reset or power-cycle, and after the code gets past the first for loop in ethernet_init(), you will no longer be able to debug. (i.e. The debugger can't halt the micro anymore, so you can't single step, "run to", or the like.)
- This issue persists even after reset or power cycle. (Meaning you lose the ability to halt the micro once you pass that place inside ethernet_init().)
The only way I've found to fix the issue is as follows:
- Power cycle the board so that you'll be able to halt the micro again (initially).
- Erase the micro flash.
- Power cycle the board again.
- Now you'll be able to debug normally - until you pass that phy_write() call again.

I tried debugging with the on-board debugger, and with a separate LPC-Link2; results were the same.

The issue presents itself in all three of the commits in the repository now. (If you use the most recent, you may need to change the place to "Stop on startup" in Run -> Debug Configurations... -> Debugger tab.)

Project Setup

Prerequisites:

Git
Python
Mbed CLI
MCUXpresso IDE

At the command prompt:

mbed import https://github.com/bmcdonnell-ionx/eth-dbg-issue.git

cd eth-dbg-issue

mbed export -m LPC4088 -i mcuxpresso

Alternatively,

git clone https://github.com/bmcdonnell-ionx/eth-dbg-issue.git

cd eth-dbg-issue

mbed deploy

mbed export -m LPC4088 -i mcuxpresso

Then in MCUXpresso, import the project from the filesystem.

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Mon, 26 Feb 2018 03:17:53 GMT

Hi Brendan McDonnell,

Thank you for your interest in NXP Semiconductor products and 

the opportunity to serve you.

Two suggestions:

1) You can force the PWR_DOWN/INT pin to low to put the device in power down mode instead of setting bit 11 (power down) in the basic mode control register, BMCR (0x00h).

2) Please give the following code a try.

//*****************************************************// 
//  Private functions                                  //
//*****************************************************//
void write_PHY (int PhyReg, int Value) {
  unsigned int tout;

    LPC_EMAC->MADR = (PHY_ADDRESS<<8) | PhyReg;
    LPC_EMAC->MWTD = Value;

    /* Wait utill operation completed */
    tout = 0;
    for (tout = 0; tout < MII_WR_TOUT; tout++) {
      if ((LPC_EMAC->MIND & MIND_BUSY) == 0) {
        break;
      }
    }
  
}‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍‍

Have a great day,

TIC

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Mon, 26 Feb 2018 15:34:33 GMT

jeremyzhou‌,

Do I understand correctly that your "two suggestions" are "either-or", meaning I would expect to use one or the other but not both?

1. I do not see any pins by the name "PWR_DOWN/INT" in the PHY (LAN8720) datasheet. Please specify which pin you're referring to by the name used there. Keep in mind not all the PHY pins are connected to GPIOs on the micro; refer to the LPC4088QSB schematic, page 3.

If you're referring to the Configuration Straps (section 3.7 of the datasheet), wouldn't I be creating a race condition if I try to use them? The reset pin on the PHY is tied to the reset pin on the micro, so I can't set the configuration straps and then reboot the PHY. I'd have to race to set the micro GPIOs ASAP on its startup before the PHY reads the config straps.

2. In your code, does PHY_ADDRESS == 1? If so, then I don't see any difference between your code and my code, except that mine returns a value indicating success/failure, and yours doesn't. Am I missing something?

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Tue, 27 Feb 2018 06:38:32 GMT

Hi Brendan McDonnell,

Thanks for your reply.

Sorry, I made a mistake, as I refered to the PHY device: DP83848's datasheet.

To dig much deeper, I'll give a try to replicate the phenomenon later.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Wed, 09 May 2018 23:10:35 GMT

jeremyzhou‌,

What have you found on this issue?

Please remove the "assumed answered" tag on this post. It is not.

I have a new problem now, too. When I power down the PHY with software / register writes (like this), then call Mbed OS's system_reset() (which calls NVIC_SystemReset()), the system hangs at the same place (here) as described above.

I don't have a work-around for this issue like I do for the one above (debugging), so this has become more pressing.

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

gerhardk — Thu, 10 May 2018 03:56:00 GMT

It may not be related, but this reminds me of a problem we had with our first LPC2468 design (long ago!).

The LPC2468 could be a beast when it dîdn't get the Ethernet clock. The debugger session crashed on the first attempt to access the Ethernet registers when the 50mhz clock was off. Perhaps your powering down the Phy also switches this clock off? But I must say this was with the Keil debugger, not mbed.

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Fri, 11 May 2018 08:41:45 GMT

Hi Brendan McDonnell,

After several rounds of testing, I suspect that this issue is relative to the IDE, as the issue donesn't exist in IAR or KEIL.

I follow your describtion, reset the MCU after the MCU execute phy_write(PHY_REG_BMCR, PHY_BMCR_PWR_DOWN);,

The MCU can stop at the breakpoints successful after the MCU is initialized.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Fri, 11 May 2018 13:30:22 GMT

Jeremy, thanks for the follow-up.

What about the new issue I described?

bmcdonnell_ionx wrote:
...I have a new problem now, too. When I power down the PHY with software / register writes (like this), then call Mbed OS's system_reset() (which calls NVIC_SystemReset()), the system hangs at the same place (here) as described above.

-----

jeremyzhou wrote:
Hi Brendan McDonnell,
I suspect that this issue is relative to the IDE, as the issue donesn't exist in IAR or KEIL.
I follow your describtion, reset the MCU after the MCU execute phy_write(PHY_REG_BMCR, PHY_BMCR_PWR_DOWN);,
The MCU can stop at the breakpoints successful after the MCU is initialized.

To reset the micro, were you using the reset button on the IDE debug mode toolbar, like I did?

Were you able to reproduce the issue in MCUXpresso? Did you use my Mbed project and export to IAR and Keil? Or did you use LPCOpen-based code of your own?

If it is an IDE problem, then that is still NXP's responsibility, as MCUXpresso is your product - right?

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Mon, 14 May 2018 07:03:40 GMT

Hi Brendan McDonnell,

I've done the more testing with IAR and LPCXpresso IDE and let me demonstrate the testing result.

The demo code is periph_ethernet demo which is from the LPCOpen library, as I can test with different IDE and I'm not family with the Mbed OS 5.7.5. And the Eva board is LPC4088 OEM board and debug tool is LPC-Link 2.

In both of LPCXpresso and IAR IDE, the debug behavior will be lost when click restart button after executing the power down the PHY: LAN8720, as the Fig 1and Fig 2 show.

Fig 1

Fig 2

To recover the debug behavior, I should repower the board and external debugger, then breakpoint feature will become available, in another word, I've not encountered the issue like yours.

About the new issue you talked about, I can replicate the issue you describle, the debugger will lost its behavior during initializing the Ehternet module and PHY chip.

Fig 3

To recomever it, clicking terminate all debug sessions button to stop the current debug behavior, then start a new round of debugg.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Mon, 14 May 2018 13:45:14 GMT

jeremyzhou wrote:
About the new issue you talked about, I can replicate the issue you describle, the debugger will lost its behavior during initializing the Ehternet module and PHY chip.

You have not understood the new issue. I don't just lose debugging connection. The microcontroller hangs. That is, following phy_write(PHY_REG_BMCR, PHY_BMCR_PWR_DOWN) to power down the PHY, and then NVIC_SystemReset(), the micro never gets past LPC_EMAC->MAC1 = MAC1_PASS_ALL in the PHY initialization.

EDIT:

And the Eva board is LPC4088 OEM board and debug tool is LPC-Link 2.

As I said, I'm using the LPC4088 QuickStart board, not the OEM board. Does the OEM board use the same PHY as the QSB, and are all the connections between the PHY and the micro the same as the QSB?

I don't have an OEM board, so EA won't let me download the schematic to check for myself.

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Tue, 15 May 2018 01:45:37 GMT

Hi Brendan McDonnell,

Thanks for your clarification.

I don't have the LPC4088 QuickStart board on hand, and in the OEM board, the PHY chip is LAN8720 (please checking the attachment),so I believe it's Okay to test with this board and I'd highly recommend you to do some testing with LPCOpen library on LPC4088 QuickStart board.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Tue, 15 May 2018 13:48:41 GMT

Thanks for the schematic. The PHY circuits and connections to the micro look about the same, except for a few resistor values, and the diode network between the PHY and the Ethernet port on the QSB.

Did you try phy_write(PHY_REG_BMCR, PHY_BMCR_PWR_DOWN) to power down the PHY, and then NVIC_SystemReset()? What was the result? Were you able to get through PHY initialization after the reset?

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Wed, 16 May 2018 08:51:46 GMT

Hi Brendan McDonnell
The code running can't stop or be halted after executing the phy_write(PHY_REG_BMCR, PHY_BMCR_PWR_DOWN) and NVIC_SystemReset(), it needs to click terminate all debug sessions button to recover(Fig 1).

Fig 1
Then enter the debug model again, the code running can stop at breakpoints and be halted after initializing the external PHY.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Wed, 16 May 2018 16:46:12 GMT

It seems you still don't understand my second/new issue, which has nothing to do with debugging.

Please share your test code with me so I can try to reproduce the issue with it. Please make a zip file including the whole projects, so I can import directly into MCUXpresso and build.

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Thu, 17 May 2018 02:32:19 GMT

Hi Brendan McDonnell,

Please checking the attachment.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Thu, 17 May 2018 17:00:51 GMT

Thanks for the code. I've modified it to demonstrate the "new problem" noted above. Please download my code (link below), build, program your target, and press the reset button on your board to let it run.

DO NOT DEBUG. Just program and run. If your OEM board behaves the same as my QSB, you will see that it executes everything through the NVIC_SystemReset() once, then resets, and gets stuck (hangs) inside Chip_ENET_Init().

GitHub - bmcdonnell-ionx/eth-power-down-issue-lpcopen

You may want to revert commit 1b3fb3f, in which I modified the board files.

(I think this is closer to the root cause of why we lost the debug connection. The whole system actually hangs.)

I think the problem has to do with running the Chip_ENET_Init() after Powerdown_PHY(). I don't think it's actually related to NVIC_SystemReset().

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Fri, 18 May 2018 08:48:14 GMT

Hi Brendan McDonnell,

Thanks for your reply.

I'm able to replicate the phenomenon, the code will stuck in Chip_ENET_Init() after calling NVIC_SystemReset().

We'd like to recommend you use the WDT reset instead of software reset, and give a try.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Fri, 18 May 2018 20:27:16 GMT

Jeremy, replacing NVIC_SystemReset() with WDT reset makes no difference, as demonstrated by the new wdt-reset branch of my code.

The reset is the reason I need to reinitialize the PHY, but it is apparently not the cause of the issue, as demonstrated by the new no-reset branch of my code.

Please advise on how I can power down and then safely re-initialize the PHY.

Thanks.

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

jeremyzhou — Mon, 21 May 2018 09:14:54 GMT

Hi Brendan McDonnell,

To implement it, in addition to the reset button, you need to add a hard reset trigger for LAN8720, as the Figure 1 illustrates.
As we know, the MCU will re-enter main.c after calling NVIC_SystemReset(), it's available to use a GPIO pin to emulate a Reset button to reset the LAN8702 before initializing it, as software reset doesn't pull know the reset pin.

Fig 1

And on page 59 in the datasheet, it demonstrates the boot process of LAN8720, it would help you to emulate the hardware reset.

Fig 2

Hope it helps.
Have a great day,
TIC

Re: Powering down Ethernet PHY breaks debugging [LPC4088]

bmcdonnell_ionx — Mon, 21 May 2018 14:20:24 GMT

jeremyzhou wrote:
To implement it, in addition to the reset button, you need to add a hard reset trigger for LAN8720, as the Figure 1 illustrates.
...use a GPIO pin to emulate a Reset button to reset the LAN8702 before initializing it

So it can't be done with this board?