<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Ethernet receiving issue in LPC54608 in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732799#M29604</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Other than the IO pin configuration, I suspect it may be related to the REFCLK_O signal from the PHY which has some propagation delay, I hope that you have used the schematics below as the reference for your board design:&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/support/developer-resources/hardware-development-tools/lpcxpresso-boards/lpcxpresso-development-board-for-lpc5460x-mcus:OM13092"&gt;https://www.nxp.com/support/developer-resources/hardware-development-tools/lpcxpresso-boards/lpcxpresso-development-board-for-lpc5460x-mcus:OM13092&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and make sure the circuitry near the crystal and REFCLK_O is correct. Use the LPC546xxXpresso board as the reference, if possible, monitor and compare the signals related to these signals first.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the past, we saw some issue with LAN8720&amp;nbsp;connecting with&amp;nbsp;LPC407x board that we had to add an logic inverter&lt;/P&gt;&lt;P&gt;to deal with the propagation delay to make it work. However, the same&amp;nbsp;MCU didn't have any problem with the DP83848 PHY. We didn't see this issue on LPC546xx EMAC though since it uses a different MAC.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;To eliminate the propagation delay completely, the safest is that you don't use REFCLK_O from the PHY and use 50MHz to connect to PHY and MAC ENET_RX_CLK signal directly. I never saw any problem with this configuration.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 07 Mar 2018 18:42:33 GMT</pubDate>
    <dc:creator>Dezheng_Tang</dc:creator>
    <dc:date>2018-03-07T18:42:33Z</dc:date>
    <item>
      <title>Ethernet receiving issue in LPC54608</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732798#M29603</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; iam facing problem in receiving the data in ethernet in LPC 54608 ,plze help me&lt;/P&gt;&lt;P&gt;these are the following observations&lt;/P&gt;&lt;P&gt;&amp;nbsp;1.iam using the standard drives from the SDK_2.3.0_LPC54608J512 file , i changed the pin config according to the my deigned board.&lt;/P&gt;&lt;P&gt;my pin configuration is RXD0 -P0_13,&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;RXD1 -&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; P0_14,&lt;/P&gt;&lt;P&gt;TXD0 -&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; P4_8,&lt;/P&gt;&lt;P&gt;TXD1 -&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; P0_17,&lt;/P&gt;&lt;P&gt;MDIO-&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; P4_16,&lt;/P&gt;&lt;P&gt;MDC-&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; P5_3,&lt;/P&gt;&lt;P&gt;REF_CLK&amp;nbsp;&amp;nbsp;&amp;nbsp; P4_14,&lt;/P&gt;&lt;P&gt;TX_EN&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; P4_27,&lt;/P&gt;&lt;P&gt;CRS_DV&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;P2_2,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;when loop back internally&amp;nbsp; using MAC_CONFIG LM bit the data is receiving.&lt;/P&gt;&lt;P&gt;2.iam using LAN8720 phyter IC in application when we configured near end loop back in LAN8720 the signal is appearing on RXD0,RXD1 pins&amp;nbsp; correctly but no data receiving in the buffers.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;3. the data is transmitting data correctly we verified in wireshark&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Mar 2018 09:33:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732798#M29603</guid>
      <dc:creator>TEMCEFF</dc:creator>
      <dc:date>2018-03-06T09:33:27Z</dc:date>
    </item>
    <item>
      <title>Re: Ethernet receiving issue in LPC54608</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732799#M29604</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Other than the IO pin configuration, I suspect it may be related to the REFCLK_O signal from the PHY which has some propagation delay, I hope that you have used the schematics below as the reference for your board design:&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/support/developer-resources/hardware-development-tools/lpcxpresso-boards/lpcxpresso-development-board-for-lpc5460x-mcus:OM13092"&gt;https://www.nxp.com/support/developer-resources/hardware-development-tools/lpcxpresso-boards/lpcxpresso-development-board-for-lpc5460x-mcus:OM13092&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and make sure the circuitry near the crystal and REFCLK_O is correct. Use the LPC546xxXpresso board as the reference, if possible, monitor and compare the signals related to these signals first.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In the past, we saw some issue with LAN8720&amp;nbsp;connecting with&amp;nbsp;LPC407x board that we had to add an logic inverter&lt;/P&gt;&lt;P&gt;to deal with the propagation delay to make it work. However, the same&amp;nbsp;MCU didn't have any problem with the DP83848 PHY. We didn't see this issue on LPC546xx EMAC though since it uses a different MAC.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;To eliminate the propagation delay completely, the safest is that you don't use REFCLK_O from the PHY and use 50MHz to connect to PHY and MAC ENET_RX_CLK signal directly. I never saw any problem with this configuration.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 07 Mar 2018 18:42:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732799#M29604</guid>
      <dc:creator>Dezheng_Tang</dc:creator>
      <dc:date>2018-03-07T18:42:33Z</dc:date>
    </item>
    <item>
      <title>Re: Ethernet receiving issue in LPC54608</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732800#M29605</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi Tang,&lt;/P&gt;&lt;P&gt;&amp;nbsp;thank you for reply&lt;/P&gt;&lt;P&gt;i tried as you said external crystal oscillator 50MHz comman for both PHY and ENET_RX_CLK but problem is not sloved.&lt;/P&gt;&lt;P&gt;whether i need to verify any other things,please help me.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Mar 2018 12:03:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732800#M29605</guid>
      <dc:creator>TEMCEFF</dc:creator>
      <dc:date>2018-03-12T12:03:23Z</dc:date>
    </item>
    <item>
      <title>Re: Ethernet receiving issue in LPC54608</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732801#M29606</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;On the MAC side, ENET_CRS and ENET_RX_DV are two different pins. You should use ENET_RX_DV to check data valid or not,&amp;nbsp; p2.2 is ENET_CRS. Can you double check the reference design I attached earlier?&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Mar 2018 16:25:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Ethernet-receiving-issue-in-LPC54608/m-p/732801#M29606</guid>
      <dc:creator>Dezheng_Tang</dc:creator>
      <dc:date>2018-03-12T16:25:03Z</dc:date>
    </item>
  </channel>
</rss>

