<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: Erasing interrupt vector table</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731424#M29568</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you Carlos for useful links. Meantime I think I found my mistake, that I forgot to disable all interrupts (CPSR) register, so it seems that the code works.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 14 Feb 2018 10:47:23 GMT</pubDate>
    <dc:creator>zorandjokic</dc:creator>
    <dc:date>2018-02-14T10:47:23Z</dc:date>
    <item>
      <title>Erasing interrupt vector table</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731422#M29566</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am using ReinvokeISP to run bootload process. I successfully finished synchronization part and sent almost 4kb to RAM (using UUEncoding). The problem I faced arose when trying to copy RAM to flash - sector 0. In fact I could not erase whole sector 0 (or Interrupt Vector table of 64 bytes, to be more specific). &lt;/P&gt;&lt;P&gt;Controller is LPC2378.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Feb 2018 13:16:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731422#M29566</guid>
      <dc:creator>zorandjokic</dc:creator>
      <dc:date>2018-02-08T13:16:07Z</dc:date>
    </item>
    <item>
      <title>Re: Erasing interrupt vector table</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731423#M29567</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Zoran,&lt;/P&gt;&lt;P&gt;You could take a look at application note AN10744 “Ethernet secondary ISP bootloader”, especially on section 3.4 “Modifying the user application”:&lt;/P&gt;&lt;P&gt;&lt;A href="http://host.lpcware.com/system/files/AN10744_0.pdf"&gt;http://host.lpcware.com/system/files/AN10744_0.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;On AN10759 you may find helpful related information:&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.po-star.com/public/uploads/20120326115107_161.pdf"&gt;http://www.po-star.com/public/uploads/20120326115107_161.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this will be useful for you.&lt;/P&gt;&lt;P&gt;Best regards!&lt;/P&gt;&lt;P&gt;/Carlos&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Feb 2018 03:06:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731423#M29567</guid>
      <dc:creator>CarlosCasillas</dc:creator>
      <dc:date>2018-02-14T03:06:03Z</dc:date>
    </item>
    <item>
      <title>Re: Erasing interrupt vector table</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731424#M29568</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you Carlos for useful links. Meantime I think I found my mistake, that I forgot to disable all interrupts (CPSR) register, so it seems that the code works.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Feb 2018 10:47:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731424#M29568</guid>
      <dc:creator>zorandjokic</dc:creator>
      <dc:date>2018-02-14T10:47:23Z</dc:date>
    </item>
    <item>
      <title>Re: Erasing interrupt vector table</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731425#M29569</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Zoran,&lt;/P&gt;&lt;P&gt;Glad to hear that. Yes, it is always recommended disabling the interrupts when erasing/writing flash.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards!&lt;/P&gt;&lt;P&gt;/Carlos&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Feb 2018 23:21:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Erasing-interrupt-vector-table/m-p/731425#M29569</guid>
      <dc:creator>CarlosCasillas</dc:creator>
      <dc:date>2018-02-14T23:21:29Z</dc:date>
    </item>
  </channel>
</rss>

