<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Dhrystone on LPC4300 series in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712268#M28758</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/soledad"&gt;soledad&lt;/A&gt;&amp;nbsp; It shows&amp;nbsp;that the dhrystone/coremark both the benchmarks runs in parallel on the individual cores but they do not communicate. &amp;nbsp;For eg: In dhrystone , if &amp;nbsp;there are , 1 million calculations. The number 1 million is not divided for both the cores (M4 and M0 does not take half-million each and calculate),but instead each core runs the 1 million calculation &amp;nbsp;separately on them . &amp;nbsp;The code for m4 and m0 core runs on them separately. &amp;nbsp;Hence the task is not divided for two cores and the results are communicated via IPC. Instead, they both work on same task as their own individual task. The two individual DMIPS are added. Am I right ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 10 Sep 2017 12:43:09 GMT</pubDate>
    <dc:creator>katisr</dc:creator>
    <dc:date>2017-09-10T12:43:09Z</dc:date>
    <item>
      <title>Dhrystone on LPC4300 series</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712266#M28756</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am interested in applying benchmarks on LPC43xx series. &amp;nbsp;Recently I found this link: &amp;nbsp;&lt;A _jive_internal="true" data-saferedirecturl="https://www.google.com/url?hl=en&amp;amp;q=https://community.nxp.com/thread/420583&amp;amp;source=gmail&amp;amp;ust=1504275039610000&amp;amp;usg=AFQjCNFgApMwM7iaoHC-gPDXAmLCKT7BkA" href="https://community.nxp.com/thread/420583" style="color: #1155cc; background-color: #ffffff; font-size: small;" target="_blank"&gt;https://community.nxp.com/thread/420583&lt;/A&gt;&lt;SPAN style="color: #000000; background-color: #ffffff; font-size: small;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR style="color: #000000; background-color: #ffffff; font-size: small;" /&gt;&lt;SPAN style="color: #000000; background-color: #ffffff; font-size: small;"&gt;In this post," Content originally posted in LPCWare by jokn on Thu Jan 03 05:08:31 MST 2013" - in his post, he mentions that dhrystone was made to run 1 million runs. My question is:&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN style="color: #000000; background-color: #ffffff; font-size: small;"&gt;So, did M4 and M0 runs together here ? I mean, is parallel programming done here? Dhrystone is a benchmark with integer calculations for computer systems. Hence , Is that 1 million run divided between the m0 core and m4 core ? If yes,how was it achieved ? If no, did only m4 work?&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Aug 2017 14:17:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712266#M28756</guid>
      <dc:creator>katisr</dc:creator>
      <dc:date>2017-08-31T14:17:18Z</dc:date>
    </item>
    <item>
      <title>Re: Dhrystone on LPC4300 series</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712267#M28757</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Please check the below videos:&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/video/nxp-lpc4300-get-the-most-performance-out-of-your-cortex-m4:LPC4300-PERFORMANCE-CORTEX-M4" title="http://www.nxp.com/video/nxp-lpc4300-get-the-most-performance-out-of-your-cortex-m4:LPC4300-PERFORMANCE-CORTEX-M4"&gt;NXP LPC4300 - Get the Most Performance Out of Your Cortex-M4|NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/video/nxp-lpc4300-when-to-choose-arm-cortex-m4-and-why-dual-core:LPC4300-WHY-DUALCORE" title="http://www.nxp.com/video/nxp-lpc4300-when-to-choose-arm-cortex-m4-and-why-dual-core:LPC4300-WHY-DUALCORE"&gt;NXP LPC4300 - When to Choose ARM Cortex-M4 and Why Dual-Core?|NXP&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Soledad&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Sep 2017 19:58:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712267#M28757</guid>
      <dc:creator>soledad</dc:creator>
      <dc:date>2017-09-07T19:58:47Z</dc:date>
    </item>
    <item>
      <title>Re: Dhrystone on LPC4300 series</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712268#M28758</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you &lt;A class="jx-jive-macro-user" href="https://community.nxp.com/people/soledad"&gt;soledad&lt;/A&gt;&amp;nbsp; It shows&amp;nbsp;that the dhrystone/coremark both the benchmarks runs in parallel on the individual cores but they do not communicate. &amp;nbsp;For eg: In dhrystone , if &amp;nbsp;there are , 1 million calculations. The number 1 million is not divided for both the cores (M4 and M0 does not take half-million each and calculate),but instead each core runs the 1 million calculation &amp;nbsp;separately on them . &amp;nbsp;The code for m4 and m0 core runs on them separately. &amp;nbsp;Hence the task is not divided for two cores and the results are communicated via IPC. Instead, they both work on same task as their own individual task. The two individual DMIPS are added. Am I right ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 10 Sep 2017 12:43:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Dhrystone-on-LPC4300-series/m-p/712268#M28758</guid>
      <dc:creator>katisr</dc:creator>
      <dc:date>2017-09-10T12:43:09Z</dc:date>
    </item>
  </channel>
</rss>

