<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC4357 Slave core Cortex-M0 not running from SRAM , only BankB flash?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710338#M28658</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hullo Guys , I'm developing code for the LPC4357 dual-core MCU . Im using KEIL IDE . I managed to create separate codes for each core . The problem is that when I execute the Cortex-M0 code from Flash Bank B (pointed to by the M0APPMEMMAP shadow register ) it works as it should . But when I try run the code from anywhere else , whether internal SRAM or external SDRAM (also pointed to by&amp;nbsp;M0APPMEMMAP) , by copying the generated image file from the M0 project into that SRAM/SDRAM location , its not working ??? .&amp;nbsp;&lt;BR /&gt;In KEIL , I set the Target options for the M0 project properly , thus the generated linker script points to the correct memory areas IRAM and IROM .&amp;nbsp;&lt;BR /&gt;So far I think its linking problem such that I do not seem to remap the Vector table properly.&amp;nbsp;&lt;/P&gt;&lt;P&gt;This is the settings of the M0 Memory areas .&amp;nbsp;&lt;BR /&gt;Any ideas ? ????#&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="M0.PNG"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/31152iC445ED3D78626993/image-size/large?v=v2&amp;amp;px=999" role="button" title="M0.PNG" alt="M0.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 Sep 2017 12:52:31 GMT</pubDate>
    <dc:creator>muhammadt</dc:creator>
    <dc:date>2017-09-21T12:52:31Z</dc:date>
    <item>
      <title>LPC4357 Slave core Cortex-M0 not running from SRAM , only BankB flash?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710338#M28658</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hullo Guys , I'm developing code for the LPC4357 dual-core MCU . Im using KEIL IDE . I managed to create separate codes for each core . The problem is that when I execute the Cortex-M0 code from Flash Bank B (pointed to by the M0APPMEMMAP shadow register ) it works as it should . But when I try run the code from anywhere else , whether internal SRAM or external SDRAM (also pointed to by&amp;nbsp;M0APPMEMMAP) , by copying the generated image file from the M0 project into that SRAM/SDRAM location , its not working ??? .&amp;nbsp;&lt;BR /&gt;In KEIL , I set the Target options for the M0 project properly , thus the generated linker script points to the correct memory areas IRAM and IROM .&amp;nbsp;&lt;BR /&gt;So far I think its linking problem such that I do not seem to remap the Vector table properly.&amp;nbsp;&lt;/P&gt;&lt;P&gt;This is the settings of the M0 Memory areas .&amp;nbsp;&lt;BR /&gt;Any ideas ? ????#&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="M0.PNG"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/31152iC445ED3D78626993/image-size/large?v=v2&amp;amp;px=999" role="button" title="M0.PNG" alt="M0.PNG" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Sep 2017 12:52:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710338#M28658</guid>
      <dc:creator>muhammadt</dc:creator>
      <dc:date>2017-09-21T12:52:31Z</dc:date>
    </item>
    <item>
      <title>Re: LPC4357 Slave core Cortex-M0 not running from SRAM , only BankB flash?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710339#M28659</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="305478" data-username="muhammadt" href="https://community.nxp.com/people/muhammadt"&gt;Muhammad T&lt;/A&gt;,&lt;/DIV&gt;&lt;DIV&gt;To provide the fastest possible support I want to point you to a&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;similar question which has been answered on our NXP community.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Please refer to the application:&lt;/DIV&gt;&lt;DIV&gt;&lt;A href="https://blog.nxp.com/mcus/an1117-ipc-on-lpc43xx-managing-inter-processor-communications-in-the-dual-core-lpc4300?fsrch=1&amp;amp;sr=1&amp;amp;pageNum=1"&gt;https://blog.nxp.com/mcus/an1117-ipc-on-lpc43xx-managing-inter-processor-communications-in-the-dual-core-lpc4300?fsrch=1&amp;amp;sr=1&amp;amp;pageNum=1&lt;/A&gt;&lt;/DIV&gt;&lt;DIV&gt;to view the details.&lt;/DIV&gt;&lt;DIV&gt;&lt;P&gt;Hope it helps.&lt;BR /&gt;Have a great day,&lt;BR /&gt;Ping&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Sep 2017 02:41:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710339#M28659</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2017-09-22T02:41:19Z</dc:date>
    </item>
    <item>
      <title>Re: LPC4357 Slave core Cortex-M0 not running from SRAM , only BankB flash?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710340#M28660</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thx for ur answer Jeremy , but that does not answer the qs at all .&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 22 Sep 2017 09:10:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4357-Slave-core-Cortex-M0-not-running-from-SRAM-only-BankB/m-p/710340#M28660</guid>
      <dc:creator>muhammadt</dc:creator>
      <dc:date>2017-09-22T09:10:32Z</dc:date>
    </item>
  </channel>
</rss>

