<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC54606 in QFP100 package and SDRAM in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706987#M28516</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The LPC54606 comes (also) in a QFP100 package. It is shown in the datasheet that it supports 8/16 bit EMC interface. It has support for port 0 and port 1 so most of the EMC (for SDRAM) signals are there.&lt;/P&gt;&lt;P&gt;However, the EMC_A[14] are only located on P3.25 which is not available on the 100 pin package. EMC_A[13] and EMC_A[14] are connected to BA0 and BA1 on a 16 bit SDRAM device. Is there some different connections to be used on the 100 pin package, or is it not possible to support 16 bit SDRAM on this package ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 24 Aug 2017 13:53:39 GMT</pubDate>
    <dc:creator>carstengroen</dc:creator>
    <dc:date>2017-08-24T13:53:39Z</dc:date>
    <item>
      <title>LPC54606 in QFP100 package and SDRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706987#M28516</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The LPC54606 comes (also) in a QFP100 package. It is shown in the datasheet that it supports 8/16 bit EMC interface. It has support for port 0 and port 1 so most of the EMC (for SDRAM) signals are there.&lt;/P&gt;&lt;P&gt;However, the EMC_A[14] are only located on P3.25 which is not available on the 100 pin package. EMC_A[13] and EMC_A[14] are connected to BA0 and BA1 on a 16 bit SDRAM device. Is there some different connections to be used on the 100 pin package, or is it not possible to support 16 bit SDRAM on this package ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Aug 2017 13:53:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706987#M28516</guid>
      <dc:creator>carstengroen</dc:creator>
      <dc:date>2017-08-24T13:53:39Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54606 in QFP100 package and SDRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706988#M28517</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Could really use a hint regarding this....&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Aug 2017 11:48:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706988#M28517</guid>
      <dc:creator>carstengroen</dc:creator>
      <dc:date>2017-08-28T11:48:55Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54606 in QFP100 package and SDRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706989#M28518</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;SPAN class=""&gt;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="283367" data-username="carstengroen" href="https://community.nxp.com/people/carstengroen"&gt;Carsten Groen&lt;/A&gt;&lt;/SPAN&gt;,&lt;/P&gt;&lt;P&gt;The EMC supports 8/16 bit data bus on BGA100 package, you can learn the more information about the SDRAM interface to LPC546xx external memory controller via the application note.&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/docs/en/nxp/application-notes/AN12026.pdf" title="http://www.nxp.com/docs/en/nxp/application-notes/AN12026.pdf"&gt;http://www.nxp.com/docs/en/nxp/application-notes/AN12026.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;TIC&lt;/P&gt;&lt;P style="min- padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Aug 2017 01:59:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706989#M28518</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2017-08-31T01:59:43Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54606 in QFP100 package and SDRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706990#M28519</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks a lot Jeremy!&lt;/P&gt;&lt;P&gt;I was not aware of that application note (I see it went online 2 days before my original question :smileywink:), the text:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/28046i6ADAFC1FF12B980C/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;explains it perfectly, thanks&amp;nbsp;:smileyhappy:&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 Aug 2017 06:05:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54606-in-QFP100-package-and-SDRAM/m-p/706990#M28519</guid>
      <dc:creator>carstengroen</dc:creator>
      <dc:date>2017-08-31T06:05:25Z</dc:date>
    </item>
  </channel>
</rss>

