<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC436x and LPC4370 datasheet typos in section 7.3.1?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705235#M28400</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;May I correct this&amp;nbsp;:smileycool:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The Cortex-M4 and the Cortex-M0APP are connected as masters on the same AHB multi-layer matrix, the M0SUB is behind a bridge. So as you stated correctly:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;"The Cortex-&lt;STRONG&gt;M0APP&lt;/STRONG&gt;&amp;nbsp;coprocessor resides on the same AHB multi-layer matrix as the main Cortex-&lt;STRONG&gt;M4F&lt;/STRONG&gt; core."&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;This applies to all LPC4300 family members, only the LPC4367 and the LPC4370 include the additional M0SUB as well.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Bernhard.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 16 Oct 2017 12:14:22 GMT</pubDate>
    <dc:creator>bernhardfink</dc:creator>
    <dc:date>2017-10-16T12:14:22Z</dc:date>
    <item>
      <title>LPC436x and LPC4370 datasheet typos in section 7.3.1?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705233#M28398</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;In the LPC436x and LPC4370 datasheets, in section 7.3.1 "ARM Cortex-M0 coprocessor" it says:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"The M0 coprocessor resides on the same AHB multi-layer matrix as the main Cortex-M0 core."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Shouldn't this instead say:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"The M0 coprocessor resides on the same AHB multi-layer matrix as the main Cortex-M4 core."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The M0 coprocessor *IS* the main Cortex-M0 core, the main processor is the Cortex-M4 core.&amp;nbsp; The "ARM Cortex-M0 subsystem" is the *other* M0 core and it is not on the main AHB matrix, it has its own bus connected to the main AHB matrix via a bridge over with the SGPIO.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 12 Oct 2017 12:50:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705233#M28398</guid>
      <dc:creator>AndrewBradford</dc:creator>
      <dc:date>2017-10-12T12:50:55Z</dc:date>
    </item>
    <item>
      <title>Re: LPC436x and LPC4370 datasheet typos in section 7.3.1?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705234#M28399</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="201569" data-username="AndrewBradford" href="https://community.nxp.com/people/AndrewBradford"&gt;Andrew Bradford&lt;/A&gt;,&lt;/P&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;Thank you for your interest in NXP Semiconductor products and&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;for the opportunity to serve you.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;The LPC43xx/LPC43Sxx is a multi-core microcontroller implementing an ARM Cortex-M4&lt;BR /&gt;and one or two ARM Cortex-M0 cores, the M0 co-processor resides on the same AHB multi-layer matrix as the main Cortex-M0 core, and the other ARM Cortex-M0 core (M0SUB) as the Cortex-M0 subsystem.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;&lt;SPAN style="font-family: 'Microsoft YaHei', STXihei; background-color: #ffffff;"&gt;So I don't think it's a typo.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="white-space: pre-wrap; text-align: left; line-height: 1.75; font-size: 14px;"&gt;Have a great day,&lt;/DIV&gt;&lt;P&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 16 Oct 2017 01:43:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705234#M28399</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2017-10-16T01:43:13Z</dc:date>
    </item>
    <item>
      <title>Re: LPC436x and LPC4370 datasheet typos in section 7.3.1?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705235#M28400</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;May I correct this&amp;nbsp;:smileycool:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The Cortex-M4 and the Cortex-M0APP are connected as masters on the same AHB multi-layer matrix, the M0SUB is behind a bridge. So as you stated correctly:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;"The Cortex-&lt;STRONG&gt;M0APP&lt;/STRONG&gt;&amp;nbsp;coprocessor resides on the same AHB multi-layer matrix as the main Cortex-&lt;STRONG&gt;M4F&lt;/STRONG&gt; core."&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;This applies to all LPC4300 family members, only the LPC4367 and the LPC4370 include the additional M0SUB as well.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Bernhard.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 16 Oct 2017 12:14:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC436x-and-LPC4370-datasheet-typos-in-section-7-3-1/m-p/705235#M28400</guid>
      <dc:creator>bernhardfink</dc:creator>
      <dc:date>2017-10-16T12:14:22Z</dc:date>
    </item>
  </channel>
</rss>

