<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Rock solid UART ISR for LPC1343? in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695767#M28022</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Trying to build a 'rock solid' uart Interrupt service routine ('UART_IRQHandler()') for LPC1343.&lt;BR /&gt;Should be able to synchronize to a running serial stream which has data packets separated by 100 msec gaps between them.&lt;BR /&gt;Some sentences in Manual UM10375 are not clear enough for me.&lt;/P&gt;&lt;P&gt;Example 1: &lt;BR /&gt;Uart IIR on page188: "The UART RLS Interrupt...is set whenever any one of four error conditions occur..."&lt;BR /&gt;Referenced are OE, PE, FE and BI. What about RXFE? When RXFE will be set?&lt;/P&gt;&lt;P&gt;Example 2:&lt;BR /&gt;PE in U0LSR on page 194: "Time of parity error detection is dependent of U0FCR[0]: What does that mean?&lt;BR /&gt;Will I get PE when error char is loaded from RSR into FIFO? Or will I get PE if I read a char from the FIFO?&lt;/P&gt;&lt;P&gt;FE description is - at first sight&amp;nbsp;- more exact: "A framing error is associated with the character at the top of the UART RBR FIFO". If FIFO is enabled, do we then have an 'array RBR[16]'?&lt;/P&gt;&lt;P&gt;Maybe one has solved such and may provide hints for handling LPC1343 in ISR?&lt;BR /&gt;Best regrards Juergen&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 07 Sep 2017 07:22:59 GMT</pubDate>
    <dc:creator>jum</dc:creator>
    <dc:date>2017-09-07T07:22:59Z</dc:date>
    <item>
      <title>Rock solid UART ISR for LPC1343?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695767#M28022</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Trying to build a 'rock solid' uart Interrupt service routine ('UART_IRQHandler()') for LPC1343.&lt;BR /&gt;Should be able to synchronize to a running serial stream which has data packets separated by 100 msec gaps between them.&lt;BR /&gt;Some sentences in Manual UM10375 are not clear enough for me.&lt;/P&gt;&lt;P&gt;Example 1: &lt;BR /&gt;Uart IIR on page188: "The UART RLS Interrupt...is set whenever any one of four error conditions occur..."&lt;BR /&gt;Referenced are OE, PE, FE and BI. What about RXFE? When RXFE will be set?&lt;/P&gt;&lt;P&gt;Example 2:&lt;BR /&gt;PE in U0LSR on page 194: "Time of parity error detection is dependent of U0FCR[0]: What does that mean?&lt;BR /&gt;Will I get PE when error char is loaded from RSR into FIFO? Or will I get PE if I read a char from the FIFO?&lt;/P&gt;&lt;P&gt;FE description is - at first sight&amp;nbsp;- more exact: "A framing error is associated with the character at the top of the UART RBR FIFO". If FIFO is enabled, do we then have an 'array RBR[16]'?&lt;/P&gt;&lt;P&gt;Maybe one has solved such and may provide hints for handling LPC1343 in ISR?&lt;BR /&gt;Best regrards Juergen&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Sep 2017 07:22:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695767#M28022</guid>
      <dc:creator>jum</dc:creator>
      <dc:date>2017-09-07T07:22:59Z</dc:date>
    </item>
    <item>
      <title>Re: Rock solid UART ISR for LPC1343?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695768#M28023</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Addition:&lt;BR /&gt;Lets say, FIFO Trigger level is set to 14 chars. 13 chars are in, no Interrupt trigger so far.&lt;BR /&gt;Now the 14th char comes in and has parity error.&lt;BR /&gt;&lt;BR /&gt;Which U0IIR flags and which U0LSR flags will the interrupt handler get?&lt;BR /&gt;&lt;BR /&gt;Best regards Juergen&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 Sep 2017 07:52:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695768#M28023</guid>
      <dc:creator>jum</dc:creator>
      <dc:date>2017-09-07T07:52:04Z</dc:date>
    </item>
    <item>
      <title>Re: Rock solid UART ISR for LPC1343?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695769#M28024</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="229631" data-username="jum" href="https://community.nxp.com/people/jum"&gt;Juergen Marquardt&lt;/A&gt;,&lt;/P&gt;&lt;DIV&gt;Thank you for your interest in NXP Semiconductor products and&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;the opportunity to serve you.&lt;/DIV&gt;&lt;DIV&gt;To provide the fastest possible support I want to point you to a&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;similar question which has been answered on our NXP community.&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Please refer to periph_uart_rb demo which is come from the lpcopen_2_05_keil_iar_nxp_lpcxpresso_1343&lt;/DIV&gt;&lt;DIV&gt;&lt;A class="link-titled" href="https://www.nxp.com/products/developer-resources/software-development-tools/developer-resources-/lpcopen-libraries-and-examples/lpcopen-software-development-platform-lpc13xx:LPCOPEN-SOFTWARE-FOR-LPC13XX" title="https://www.nxp.com/products/developer-resources/software-development-tools/developer-resources-/lpcopen-libraries-and-examples/lpcopen-software-development-platform-lpc13xx:LPCOPEN-SOFTWARE-FOR-LPC13XX"&gt;LPCOpen Software for LPC13XX|NXP&lt;/A&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;to view the details.&lt;/DIV&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Sep 2017 03:04:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Rock-solid-UART-ISR-for-LPC1343/m-p/695769#M28024</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2017-09-12T03:04:00Z</dc:date>
    </item>
  </channel>
</rss>

