<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Porting DMA DAC example to LPC17X8 in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Porting-DMA-DAC-example-to-LPC17X8/m-p/690477#M27846</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i would like to port the example mentioned in AN10917 to a LPC1788 controller.&lt;/P&gt;&lt;P&gt;According to the UM10470 there is no PLCC-Register in LPC1788's PLL0CON register...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is the original code from the Application Note&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;void InitClock(void)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;{&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 1. Init OSC&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; SCS_bit.OSCRANGE = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; SCS_bit.OSCEN = 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 2.&amp;nbsp; Wait for OSC ready&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; while(!SCS_bit.OSCSTAT);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 3. Disconnect PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLC = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 4. Disable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLE = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 5. Select source clock for PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; CLKSRCSEL_bit.CLKSRC = 1; // Selects the main oscillator as a PLL clock source.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 6. Set PLL settings 300 MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CFG_bit.MSEL = 25-1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CFG_bit.NSEL = 2-1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 7. Enable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLE = 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 8. Wait for the PLL to achieve lock&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; while(!PLL0STAT_bit.PLOCK);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 9. Set clk divider settings&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; CCLKCFG&amp;nbsp;&amp;nbsp; = 3-1;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // 1/3 Fpll&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PCLKSEL0 = PCLKSEL1 = 0;&amp;nbsp;&amp;nbsp;&amp;nbsp; // other peripherals 100/4 = 25MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 10. Connect the PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLC = 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;}&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And this is &lt;STRONG&gt;my try of porting it:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;void InitClock(void)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;{&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 1. Init OSC&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;LPC_SC-&amp;gt;SCS &amp;amp;= ~(1 &amp;lt;&amp;lt; 4);//OSCRANGE&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; LPC_SC-&amp;gt;SCS |= (1 &amp;lt;&amp;lt; 5); //OSCEN&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 2.&amp;nbsp; Wait for OSC ready&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; while(!(LPC_SC-&amp;gt;SCS &amp;amp; (1 &amp;lt;&amp;lt; 6))); //OSCSTAT&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 3. Disconnect PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON &amp;amp;= ~(1 &amp;lt;&amp;lt; 0);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 4. Disable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON &amp;amp;= ~(1 &amp;lt;&amp;lt; 0);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 5. Select source clock for PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;CLKSRCSEL |= 1; // Selects the main oscillator as a PLL clock source.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 6. Set PLL settings 300 MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CFG = 0x38;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 7. Enable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON |= 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 8. Wait for the PLL to achieve lock&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; while(!(LPC_SC-&amp;gt;PLL0STAT &amp;amp; (1 &amp;lt;&amp;lt; 10)))&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 9. Set clk divider settings&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;CCLKSEL |=&amp;nbsp;&amp;nbsp; 0x02;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // 1/3 Fpll&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PCLKSEL = 0x04;&amp;nbsp;&amp;nbsp;&amp;nbsp; // other peripherals 100/4 = 25MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 10. Connect the PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON |= 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;}&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you tell me what changes i need to do, in order to use the example on the LPC1778/1788 ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Christian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 10 Jul 2017 09:25:07 GMT</pubDate>
    <dc:creator>christian_oster</dc:creator>
    <dc:date>2017-07-10T09:25:07Z</dc:date>
    <item>
      <title>Porting DMA DAC example to LPC17X8</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Porting-DMA-DAC-example-to-LPC17X8/m-p/690477#M27846</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i would like to port the example mentioned in AN10917 to a LPC1788 controller.&lt;/P&gt;&lt;P&gt;According to the UM10470 there is no PLCC-Register in LPC1788's PLL0CON register...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is the original code from the Application Note&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;void InitClock(void)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;{&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 1. Init OSC&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; SCS_bit.OSCRANGE = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; SCS_bit.OSCEN = 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 2.&amp;nbsp; Wait for OSC ready&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; while(!SCS_bit.OSCSTAT);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 3. Disconnect PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLC = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 4. Disable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLE = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 5. Select source clock for PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; CLKSRCSEL_bit.CLKSRC = 1; // Selects the main oscillator as a PLL clock source.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 6. Set PLL settings 300 MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CFG_bit.MSEL = 25-1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CFG_bit.NSEL = 2-1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 7. Enable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLE = 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 8. Wait for the PLL to achieve lock&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; while(!PLL0STAT_bit.PLOCK);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 9. Set clk divider settings&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; CCLKCFG&amp;nbsp;&amp;nbsp; = 3-1;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // 1/3 Fpll&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PCLKSEL0 = PCLKSEL1 = 0;&amp;nbsp;&amp;nbsp;&amp;nbsp; // other peripherals 100/4 = 25MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 10. Connect the PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0CON_bit.PLLC = 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;}&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And this is &lt;STRONG&gt;my try of porting it:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;void InitClock(void)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;{&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 1. Init OSC&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp; &amp;nbsp;LPC_SC-&amp;gt;SCS &amp;amp;= ~(1 &amp;lt;&amp;lt; 4);//OSCRANGE&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; LPC_SC-&amp;gt;SCS |= (1 &amp;lt;&amp;lt; 5); //OSCEN&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 2.&amp;nbsp; Wait for OSC ready&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; while(!(LPC_SC-&amp;gt;SCS &amp;amp; (1 &amp;lt;&amp;lt; 6))); //OSCSTAT&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 3. Disconnect PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON &amp;amp;= ~(1 &amp;lt;&amp;lt; 0);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 4. Disable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON &amp;amp;= ~(1 &amp;lt;&amp;lt; 0);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 5. Select source clock for PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;CLKSRCSEL |= 1; // Selects the main oscillator as a PLL clock source.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 6. Set PLL settings 300 MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CFG = 0x38;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 7. Enable PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON |= 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 8. Wait for the PLL to achieve lock&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; while(!(LPC_SC-&amp;gt;PLL0STAT &amp;amp; (1 &amp;lt;&amp;lt; 10)))&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 9. Set clk divider settings&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;CCLKSEL |=&amp;nbsp;&amp;nbsp; 0x02;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; // 1/3 Fpll&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PCLKSEL = 0x04;&amp;nbsp;&amp;nbsp;&amp;nbsp; // other peripherals 100/4 = 25MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; // 10. Connect the PLL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0CON |= 1;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0xAA;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; LPC_SC-&amp;gt;PLL0FEED = 0x55;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN style="font-family: terminal,monaco,monospace;"&gt;}&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you tell me what changes i need to do, in order to use the example on the LPC1778/1788 ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Christian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Jul 2017 09:25:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Porting-DMA-DAC-example-to-LPC17X8/m-p/690477#M27846</guid>
      <dc:creator>christian_oster</dc:creator>
      <dc:date>2017-07-10T09:25:07Z</dc:date>
    </item>
    <item>
      <title>Re: Porting DMA DAC example to LPC17X8</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Porting-DMA-DAC-example-to-LPC17X8/m-p/690478#M27847</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi &lt;A _jive_internal="true" data-content-finding="Community" data-userid="302130" data-username="christian.ostermeier" href="https://community.nxp.com/people/christian.ostermeier"&gt;Christian Ostermeier&lt;/A&gt; ,&lt;/P&gt;&lt;DIV style="color: #000000; font-family: 微软雅黑; font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: 21px; orphans: auto; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 1; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: #ffffff;"&gt;&lt;SPAN style="background-color: inherit; line-height: 1.5; font-family: 微软雅黑,sans-serif;"&gt;Thank you for your interest in NXP Semiconductor products and&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="color: #000000; font-family: 微软雅黑; font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: 1.5; orphans: auto; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 1; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: #ffffff;"&gt;&lt;SPAN style="background-color: inherit; font-family: 微软雅黑,sans-serif;"&gt;for the opportunity to serve you.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="color: #000000; font-family: 微软雅黑; font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: 1.5; orphans: auto; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 1; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: #ffffff;"&gt;&lt;SPAN style="background-color: #ffffff;"&gt;About the clock initialize implementation of the LPC1788, you can refer to the LPCOpen libarary for details.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="color: #000000; font-family: 微软雅黑; font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: 1.5; orphans: auto; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 1; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: #ffffff;"&gt;&lt;SPAN style="background-color: #ffffff;"&gt;&lt;A class="link-titled" href="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/lpc-cortex-m-mcus/software-tools/lpcopen-libraries-and-examples/lpcopen-software-development-platform-lpc17xx:LPCOPEN-SOFTWARE-FOR-LPC17XX" title="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/lpc-cortex-m-mcus/software-tools/lpcopen-libraries-and-examples/lpcopen-software-development-platform-lpc17xx:LPCOPEN-SOFTWARE-FOR-LPC17XX"&gt;LPCOpen Software for LPC17XX|NXP&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV style="color: #000000; font-family: 微软雅黑; font-size: 14px; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: 1.5; orphans: auto; text-align: left; text-indent: 0px; text-transform: none; white-space: normal; widows: 1; word-spacing: 0px; -webkit-text-stroke-width: 0px; background-color: #ffffff;"&gt;Have a great day,&lt;/DIV&gt;&lt;P&gt;TIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 11 Jul 2017 02:32:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Porting-DMA-DAC-example-to-LPC17X8/m-p/690478#M27847</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2017-07-11T02:32:18Z</dc:date>
    </item>
  </channel>
</rss>

