<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SPI burst in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671709#M26864</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kerry,&lt;/P&gt;&lt;P&gt;So there is no direct way to achieve CS being low as long as TX FIFO is not-empty using SPI?&lt;/P&gt;&lt;P&gt;For using option 1 (which I am already using), there is a problem. If I have to read/write more than one register supported as burst with address auto increment.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I will use GPIO option then.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Rgds,&lt;/P&gt;&lt;P&gt;Venkat.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 05 Jun 2017 08:13:22 GMT</pubDate>
    <dc:creator>venkatvallapane</dc:creator>
    <dc:date>2017-06-05T08:13:22Z</dc:date>
    <item>
      <title>SPI burst</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671707#M26862</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I am using LPC4330 Xplorer board and Invensense sensor.&lt;/P&gt;&lt;P&gt;The sensor requires back to back transactions (at least two) to complete register read/write operations.&lt;/P&gt;&lt;P&gt;First transaction is address with read/write indication and second transaction is data.&lt;/P&gt;&lt;P&gt;What I meant by back to back is CS should be de-asserted for 16 cycles.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I fill SPI FIFO with two words (SPI is configured for word length as 8), I expected CS to be de-asserted for contentious 16 clocks but looks like its not.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When I set SPI word length as 16 and write one entry to SPI FIFO, I see transaction happening correctly to the sensor.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please let me know how do I achieve burst transactions with SPI.&lt;/P&gt;&lt;P&gt;By the way, I am not using DMA mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Rgds,&lt;/P&gt;&lt;P&gt;Venkat.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Jun 2017 18:01:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671707#M26862</guid>
      <dc:creator>venkatvallapane</dc:creator>
      <dc:date>2017-06-01T18:01:44Z</dc:date>
    </item>
    <item>
      <title>Re: SPI burst</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671708#M26863</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello venkat vallapeneni,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; There are two ways you can try:&lt;/P&gt;&lt;P&gt;1. configure the data size as 16bits in CR0[DSS]&lt;/P&gt;&lt;P&gt;2. You can configure the SSEL pin as the GPIO, then you GPIO to control de-assert, it will be more flexiable.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;If you still have question about it, please let me know!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Kerry&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Jun 2017 06:15:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671708#M26863</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2017-06-05T06:15:52Z</dc:date>
    </item>
    <item>
      <title>Re: SPI burst</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671709#M26864</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kerry,&lt;/P&gt;&lt;P&gt;So there is no direct way to achieve CS being low as long as TX FIFO is not-empty using SPI?&lt;/P&gt;&lt;P&gt;For using option 1 (which I am already using), there is a problem. If I have to read/write more than one register supported as burst with address auto increment.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I will use GPIO option then.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Rgds,&lt;/P&gt;&lt;P&gt;Venkat.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Jun 2017 08:13:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671709#M26864</guid>
      <dc:creator>venkatvallapane</dc:creator>
      <dc:date>2017-06-05T08:13:22Z</dc:date>
    </item>
    <item>
      <title>Re: SPI burst</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671710#M26865</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Venkat Vallapaneni,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; You can try the GPIO option, it is more flexible to control.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Any further problem, just let me know!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Kerry&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Jun 2017 08:54:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-burst/m-p/671710#M26865</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2017-06-05T08:54:08Z</dc:date>
    </item>
  </channel>
</rss>

